

Instruction Manual

Cromemco® GPIB General Purpose Interface Board

Instruction Manual

CROMEMCO, Inc. 280 Bernardo Avenue Mountain View, CA. 94043

Part No. 023-2007

April 1983

Copyright©1982, 1983 CROMEMCO, Inc. All Rights Reserved This manual was produced using a Cromemco System Three computer with a Cromemco HDD-22 Hard Disk Storage System running under the Cromemco Cromix[®] Operating System. The text was edited with the Cromemco Cromix Screen Editor. The edited text was proofread by the Cromemco SpellMaster[™] Program and formatted by the Cromemco Word Processing System Formatter II. Camera-ready copy was printed on a Cromemco 3355B printer.

TABLE OF CONTENTS

TECHNICAL SPECIFICATIONS		T-1 sabel 1
ABOUT THIS MANUAL	GPIBB NG	si-S enupla
Chapter 1: INTRODUCTION		
Chapter 2: RESET STATE, MEMORY AND HOST	TI/O .	9
<pre>2.1 GPIBB Reset State 2.2 GPIBB Memory 2.3 Host Input/Output</pre>		9 10 12
Chapter 3: GPIBB INPUT/OUTPUT		21
3.1 Non-LSI Mapped Ports 3.2 TMS 9914 GPIB Adapter Registers		22 31
Chapter 4: GPIBB INTERRUPT STRUCTURE		55
4.1 GPIBB to Host Interrupts4.2 GPIBB Z-80A Interrupts		55 58
Appendix A: GPIBB PARTS LIST	1	61
Appendix B: GPIBB PARTS LOCATION DIAGRAM	м	65
Appendix C: GPIB MONITOR COMMANDS		67
Appendix D: SAMPLE GPIB PROGRAMS		75

Appendix E: LIMITED WARRANTY

GPIBB SCHEMATIC DIAGRAM

LIST OF FIGURES AND TABLES

GPIBB Block Diagram 6	5
IEEE 488 Bus Address Switch SW131IEEE 488 Handshake Operation40)
S-100 Interrupt Daisy Chain Wiring 57	,
	IEEE 488 Bus Address Switch SWl31IEEE 488 Handshake Operation40

Appendit A: GPIRS PARMS Hist

Applications:	Intelligent IEEE 488 bus to Host S-100 bus interface, or intelligent IEEE 488 stand alone Controller
IEEE-488 Functions:	C Controller with Pass Control capability; T, TE, L, LE Talker and/or Listener; SH, AH automatic Source and Acceptor Handshake; DC, DT Device Clear and Device Trigger; SR Service Request; PP Parallel Poll; RL Remote/Local with Remote Lockout
Processor:	Z-80A clocked at 4.000 MHz
ROM Memory:	Socket space for 4 Kbytes of TI 2516, Intel 2716, or their generic equivalents (user supplied)
RAM Memory:	4 Kbytes of 9124 (1K x 4) static RAM (included)
S-100 Bus Interface:	Four 8-bit parallel I/O ports; the GPIE board may issue non-maskable and/or vectored maskable interrupt requests to the Host; the Host may issue maskable interrupt requests to the GPIB board
GPIB Bus Interface:	The 24 IEEE 488 bus lines interface to GPIB board connector J2
Utility Interface:	One 8-bit parallel input port, and one 8-bit parallel output port provide a general purpose interface at GPIB board connector Jl
LSI Device Types:	Z-80A CPU, TMS 9914 GPIB Adapter
Power Requirements:	+8 VDC @ 1.5 Amps (max)
Operating Environment:	0 - 55 degrees Celsius

001-3 300H of and 83 a. 884 5381 (nepl)form		
	Poper Requirementes	

Cromemco GPIB Instruction Manual

ABOUT THIS MANUAL

This manual provides operating instructions for Cromemco's intelligent GPIB Interface board. Two LSI devices supply most of the interface's capabilities: a Z-80A central processing unit, and a TMS 9914 GPIB Adapter. It's assumed that the reader has technical documentation for these parts (see Mostek publication <u>MK</u> <u>3880 Central Processing Unit</u>, 1977, and Texas Instruments publication <u>TMS 9914 GPIB Adapter</u> <u>Preliminary Data Manual</u>, 1979), and also that the reader is familiar with Z-80 Assembly Language and the IEEE Std 488-1978.

The manual chapters discuss all board functions except internal functions of these two LSI devices. Included are topics such as the board's Reset State, onboard ROM and RAM memory, the I/O mapping of LSI internal registers, and the board's interrupt structure.

After reading this manual and the reference documentation, the GPIB Interface user should be able to:

- Design and write GPIB interface and host Z-80 software.
- 2. Configure the GPIB board. This means:
 - Select the board's GPIB Talk and Listen address with switch SWl;
 - b. Select the board's S-100 base I/O address with switch SW2;
 - c. Optionally connect the board to Cromemco's S-100 interrupt priority daisy chain using connector J3;
 - d. Install the 2516 firmware from step 1 in board sockets ROMO and ROM1;
 - e. Interface the board to the IEEE 488 instrumentation bus using connector J2.
- Test and debug the host software and GPIB resident firmware.

Cromemco GPIB Instruction Manual

Two conventions will be used consistently throughout the remainder of this manual. First, positive logic is assumed. Reset means logic 0, and set means logic 1 when these terms apply to bit states. Secondly, the acronym GPIBB will denote the GPIB Board itself, and its functions, as opposed to GPIB interface bus functions.

Test and dobug the host software and GPIB resident

sockets ROM and ACM

Select the liberate OPIS Talk and Listen

Interface the forest to the IEEE 483. Instrumentation bot wing connector J2. Cromemco GPIB Instruction Manual LeunsM collopyical 8190 comedot0 .

Chapter 1

INTRODUCTION

The Cromemco General Purpose Interface Bus (GPIB) Board is an intelligent interface between a host system S-100 bus and an IEEE 488 instrumentation bus (see Figure 1-1). Two TI 2516 EPROM sockets (4 Kbytes) supply the GPIBB program store, and 4 Kbytes of RAM memory are supplied for data buffering, scratchpad memory and the Z-80A stack. The firmware program store controls a dedicated Z-80A microprocessor, clocked at 4 MHz, to manage all interface functions. GPIBB connector J2 provides the standard GPIB (IEEE Std 488-1978) interface, and connector J1 supplies a general purpose TTL parallel I/O port (this port is termed the External I/O port throughout the manual). All GPIB interface functions are managed by the Texas Instruments TMS 9914 GPIB Adapter.

FIQUES I-II GPINS SEOCE DIAGRAM

The Host communicates with the GPIBB through two 5-100 bus parallel 1/0 ports. 01P switch SW2 locates the GPIBB in the 5-100 bus 1/0 map, while DIP switch SW1 defines the interface's GPIB bus Talk and Listen address. Cromemco GPIB Instruction Manual 1. Introduction




Figure 1-1: GPIBB BLOCK DIAGRAM

The Host communicates with the GPIBB through two S-100 bus parallel I/O ports. DIP switch SW2 locates the GPIBB in the S-100 bus I/O map, while DIP switch SW1 defines the interface's GPIB bus Talk and Listen address.

Cromemco GPIB Instruction Manual 1. Introduction

> The GPIBB may issue either non-maskable or maskable vectored interrupt requests to the host processer over the S-100 bus, and the interrupt requests may be coordinated among other requests using Cromemco interrupt priority daisy chain connector J3 on the board.

. .

When enabled under software control, three sources may issue maskable interrupt requests to the GPIBB Z-80A:

- The host processor through bit Int GPIBB of S-100 register Host Control,
- 2. An External Input port load strobe, or

3. TMS 9914 GPIB Adapter pin INT .

The GPIBB onboard interrupt priorities are software defined. See Chapter 4 for more information on interrupts.

The GPIBB satisfies all requirements of IEEE Std 488-1978, with the exception of the specified maximum (IEEE Std 488-1978 describes a rather data rate. complex interface bus with a large set of uniquely defined signals and states, each with an different acronym. Refer to <u>IEEE Standard Digital Interface for</u> Programmable Instrumentation, 1978, published by The Institute of Electrical and Electronic Engineers, Inc., for a comprehensive description of the standard.) The GPIBB can take the part of the System Controller, a Controller In Charge, a Talker, or a Listener. Although designed to be a dedicated peripheral to an S-100 host system, the GPIBB can also operate as a stand alone Controller, needing only power (+8 volts unregulated) and appropriate EPROM firmware.

Cromemco GPIB Instruction Manual

1.26.3.427

 \$

Chapter 2

RESET STATE, MEMORY AND HOST I/O

2.1 GPIBB RESET STATE

The GPIBB is reset by any of the following three events:

- +8 VDC (unregulated) is applied to the GPIBB. In response, GPIBB circuitry generates a momentary active low level Power On Clear (POC) pulse to reset itself.
- 2. An active low level appears on S-100 bus line RESET, pin 75.
- 3. A logic 1 followed by a logic 0 is output to bit Reset of S-100 register Host Control.

Any one of these three events forces the GPIBB to the following state:

- 1. The GPIBB Z-80A is reset, which means:
 - a. Its program counter is reset to 0000h;
 - b. Its maskable interrupt request pin is masked (disabled);
 - c. Its I and R registers are reset to 00h;
 - d. Interrupt mode IMO is selected.
- 2. The GPIB Adapter is reset, which means:
 - a. All idle states are entered;
 - b. All Serial Poll Register and Parallel Poll Register bits are reset;
 - c. All Auxiliary Commands are cleared except **Reset**, which is set, and thus must be cleared during initialization.
- 3. All eight External Output port bits are reset.
- 4. Host Status bits RDA and Int Pending are reset; bit TBE is set.
- 5. Host Control bits Reset, Int GPIBB, Clr Int and Int Msk are reset.

9

- 6. GPIBB Status bits RDA, Ext Int, GPIB Int and Host Int are reset; bit TBE is set.
- 7. GPIBB Control bits NMInt Host Int Msk, GPIB Msk and Host Msk are reset.
- The Host Data and GPIBB Data port contents should be considered random until written to for the first time.

2.2 GPIBB MEMORY

The GPIBB is shipped with 4 Kbytes of RAM memory spanning F000h - FFFFh in the GPIBB Z-80A memory map. This memory would typically be used for data buffering, scratchpad memory, and the Z-80A stack. The board also has socket space for two TI 2516 (or equivalent) EPROM memory devices, which supply the Z-80A program store. Socket IC10 (ROMO) spans addresses 0000h - 07FFh (2 Kbytes), and socket IC27 (ROM1) spans 0800h - 0FFFh (2 Kbytes) -- see Figure 2-1. Note the board legend arrows which point to pin 1 of each socket. A GPIBB reset causes the Z-80A to automatically begin program execution at 0000h, so the firmware located in socket ROMO would typically begin with a GPIBB initialization routine. GPIBB hardware automatically inserts one 250 nSec Wait State during each Z-80A M1 (opcode fetch) cycle, but not during any other cycle type.




Figure 2-1: GPIBB MEMORY MAP

2.3 HOST INPUT/OUTPUT

The host processor communicates with the GPIBB through two S-100 bus bidirectional I/O ports:

- 1. The host inputs GPIBB status from port Host Status
- The host inputs GPIBB data from port Host Input Data
- 3. The host outputs GPIBB control bits to port Host Control, and
- 4. The host outputs GPIBB data to port Host Output Data.

The two host I/O ports are located in the S-100 I/O map with GPIBB switch SW2 which defines the GPIBB I/O Base Address, or **Gbase**. GPIBB hardware assumes that bit A0 equals logic 0 (this means that only even valued Gbase addresses are permitted). The example switch setting in Figure 2-2 defines Gbase = 5Eh.





Figure 2-2: GBASE SWITCH SW2

Cromemco GPIB Instruction Manual ONI Sections of State Action State Memory and Host I/O

The two host S-100 ports are mapped with offsets of +00h and +01h relative to Gbase. The correspondence is shown below:

REGI	STER STER	PORT
Host Host	Status Control Input Data (GPIBB to Output Data (Host to	

For example, given the switch setting shown in Figure 2-2, the host would write to port Host Output Data by outputting a byte to port 5Fh, and it would poll register Host Status by inputting a byte from port 5Eh. The remainder of this section describes the host I/O ports in detail.



D7

TBE -- Transmit Buffer Empty.

Logic 0 => Host Output Data is full and cannot be loaded without losing the previous output byte.

Logic 1 => Host Output Data is empty, so the host may write another byte to the GPIBB.

D6

RDA -- Receive Data Available.

Logic 0 => no data from the GPIBB is available for reading.

Logic 1 => a data byte from the GPIBB is available in the **Host Input Data** register transpose for reading.

D5-D1 Not used.

D0


Int Pend -- GPIBB Interrupt Request Pending.

Logic 0 => there is no pending GPIBB interrupt request.

Logic 1 => the GPIBB has issued an interrupt request to the host by setting **GPIBB Control** bit **Int Host**.

Bit Int Pend is initially reset following a GPIBB reset. In normal use, the GPIBB sets GPIBB Control bit Int Host to issue a maskable interrupt request to the host processor. The host processor may either mask (disable) or unmask (enable) the interrupt request with Host Control bit Int Mask. However, the host may poll bit Int Pend to sense a pending interrupt regardless of whether the request is masked or unmasked. After the host polls bit Int Mask set (indicating a pending GPIBB interrupt request), the host resets Int Mask by outputting first logic 1, followed by logic 0, to Host Control bit Clr Int. Note that bit Int Pend is unconditionally held reset while Host Control bit Clr Int is set.

4



D7

Reset -- Reset GPIBB.

Logic $0 \Rightarrow$ no action.

Logic 1 => holds GPIBB in reset state.

Note that this bit **must** be reset (inactive) after being set (active). Otherwise, the GPIBB is held in the reset state.

D6-D3 Not used.

D2

2 Int GPIBB -- Interrupt Request to GPIBB.

Logic 0 => no operation.

Logic 1 => issues an interrupt request to the GPIBB Z-80A.

The interrupt request from a set **Int GPIBB** bit is automatically removed during interrupt acknowledge from the GPIBB Z-80A. Note that any such interrupt request issued by the host

may be either masked or unmasked by GPIBB Control bit Host Mask.

Dl

Clr Int -- Clear Interrupt Request from GPIBB.

Lógic 0 => no action.

...

Logic 1 => clears any pending interrupt request which the GPIBB has issued by setting GPIBB Control bit Int Host, and inhibits any subsequent requests while bit Clr Int remains set.

This bit is initially reset following a GPIBB reset. In normal use, the host interrupt service routine first sets bit Clr Int, and then resets it, to remove a GPIBB interrupt request, and to reset Host Status bit Int Pend.


Int Mask -- GPIBB Interrupt Request Mask.

Logic 0 => masks (disables) GPIBB interrupt requests.

Logic 1 => unmasks (enables) GPIBB interrupt requests.

The GPIBB cannot drive S-100 bus line INT active low while bit Int Mask is reset. If bit Int Mask is set, then the GPIBB can drive S-100 bus line INT active low, provided Host Control bit Clr Int is reset. S-100 bus line INT goes active low as soon as bit Int Mask is set if a GPIBB interrupt request is pending (GPIBB Control bit Host Int is set). That is, bit Int Mask can hold off GPIBB interrupt requests, but it cannot clear them.

D0



This register buffers the data bytes the GPIBB writes to the host. Host Status bit RDA is set by outputting a byte to its GPIBB Output Data register as the GPIBB loads this register. RDA is reset as the host reads this register.


HOST OUTPUT DATA

.....

OUT Gbase+01h

This register buffers the data bytes the host writes to the GPIBB. Host Status bit TBE is reset as the host writes to this register and TBE is set by inputting a byte from its GPIBB Input Data register as the GPIBB reads this register. Cromemco GPIB Instruction Manual

NOST COTFOT DAIN OUT Gbase+01h



This register buffers the data (Pieb ine bost writes to the GRIBB. Hoot Status bit 262 is selet as the host writes to this region for an TBC is set by inputting a byte from its GRIBE oppic Deterregister as the GRIBE reads this register.

Chapter 3

GPIBB INPUT/OUTPUT

Most internal GPIBB functions are mapped into I/O ports for GPIBB Z-80A access. These functions fall into three general categories.

1. Host communication

2. Interrupt initialization and response

3. TMS 9914 GPIB Adapter communication

Table 3-1 summarizes the GPIBB internal I/O port assignments.


GPIBB REGISTER	PORT
GPIBB Status	IN 00h
GPIBB Control	OUT 00h
GPIBB Input Data (Host to GPIBB)	IN Olh
GPIBB Output Data (GPIBB to Host)	OUT 01h
External Input	IN 02h
External Output	OUT 02h
GPIB Bus Address	IN 03h
GPIB Int Status 0	IN 40h
GPIB Int Mask 0	OUT 40h
GPIB Int Status 1	IN 41h
GPIB Int Mask 1	OUT 41h
GPIB Address Status	IN 42h
GPIB Bus Status	IN 43h
GPIB Auxiliary Commands	OUT 43h
GPIB Address Register	OUT 44h
GPIB Serial Poll	OUT 45h
GPIB Command Pass Through	IN 46h
GPIB Parallel Poll	OUT 46h
GPIB Data Input	IN 47h
GPIB Data Output	OUT 47h

Table 3-1: GPIBB INTERNAL I/O REGISTERS

Section 3.1 of this chapter discusses I/O ports 00h -03h. These ports do not access LSI device internal registers. Section 3.2 discusses TMS 9914 GPIB Adapter mapped I/O registers, ports 40h - 47h.

3.1 NON-LSI MAPPED PORTS

GPIBB STATUS IN 00h



D7

TBE -- Transmit Buffer Empty.

Logic 0 => GPIBB Output Data is full and cannot be loaded without losing the previous output byte.

Logic 1 => GPIBB Output Data is empty, so the GPIBB may write another byte to the host.

D6

RDA -- Receive Data Available.

Logic 0 => no data from the host is available for reading.

Logic l => a data byte from the host is available for reading in register **GPIBB Input** Data.

D5-D3 Not used.

D2

Ext Int -- External Input Interrupt Status.

..

Logic 0 => no unmasked External Input interrupt request is pending.

Logic 1 => GPIBB Control bit Input Mask is set and data has been strobed into the External Input port; this drives GPIBB Z-80A pin INT active low.

Bit **Ext Int** is typically polled by the GPIBB interrupt service routine to determine the interrupt source. Bit **Ext Int** is automatically reset after register **GPIBB Status** is read.

GPIB Int -- TMS 9914 Interrupt Status.

Logic 0 => no unmasked interrupt request from the TMS 9914 is pending.

Logic 1 => GPIBB Control bit GPIB Mask is set and the TMS 9914 has issued a maskable interrupt request by driving GPIBB Z-80A pin INT active low.

Bit GPIB Int is typically polled by the GPIBB interrupt service routine to determine the interrupt source. Bit GPIB Int is automatically reset after port GPIBB Status is read.

D0

Dl


Host Int -- Host Interrupt Status.

Logic 0 => no unmasked interrupt request from the host is pending.

Logic 1 => GPIBB Control bit Host Mask is set and the host has set Host Control bit Int GPIBB; this drives GPIBB Z-80A pin INT active low.

> Bit Host Int is typically polled by the GPIBB interrupt service routine to determine the interrupt source. Bit Host Int is automatically reset after port GPIBB Status is read.

Logic 1 => issues a maskable interrupt request to the host. The request drives S-100 bus line INT active low only if Host Control bit Int Mask is set AND Host Control bit Clr Int



Not used.

D6

D7

NMInt Host -- Non-maskable Interrupt To Host.

Logic 0 => no action.

Logic 1 => drives S-100 bus line NMI active low on the next falling edge of S-100 bus signal sMl. The active low level is automatically removed on the following sMl falling edge. S-100 bus signal sMl is high during the opcode fetch cycle of each instruction executed.

D5

Int Host -- Interrupt Request To Host.

Logic 0 => no action.

Logic 1 => issues a maskable interrupt request to the host. The request drives S-100 bus line INT active low only if Host Control bit Int Mask is set AND Host Control bit Clr Int is reset.

D4-D3

Not used.

D2

::

Dl

•••

D0

Input Mask -- External Input Interrupt Mask.

Logic 0 => disables External Input port interrupts.

Logic 1 => enables External Input port interrupts.

When bit Input Mask is set, then strobing data into port External Input drives GPIBB Z-80A pin INT active low. The interrupt request is automatically removed during interrupt acknowledge. If data is strobed into the External Input port while bit Input Mask is reset, and Input Mask is subsequently set, then no interrupt request results.

GPIB Mask -- TMS 9914 Interrupt Mask.

Logic 0 => disables TMS 9914 interrupt requests to the GPIBB Z-80A.

Logic 1 => enables TMS 9914 interrupt requests to the GPIBB Z-80A.


When bit GPIB Mask is set, an interrupt request from an active low level on TMS 9914 output pin INT drives GPIBB Z-80A input pin INT active low. The interrupt request is automatically removed during interrupt acknowledge. If TMS 9914 pin INT goes low while bit GPIB Mask is reset, and GPIB Mask is subsequently set, then no interrupt request results.


Host Mask -- Host Interrupt Mask.

Logic 0 => disables host interrupt requests to the GPIBB Z-80A.

Logic 1 => enables host interrupt requests to the GPIBB Z-80A.

When bit Host Mask is set, then GPIBB Z-80A pin INT is driven active low when the host sets Host Control bit Int GPIBB. The interrupt request is automatically removed during interrupt acknowledge from the GPIBB Z-80A. If Host Control bit Int GPIBB is set while bit Host Mask is reset, and Host Mask is subsequently set, then no interrupt request results.







This register buffers the data bytes the host writes to the GPIBB. GPIBB Status bit RDA is set by outputting a byte to its Host Output Data register as the host loads this register. RDA is reset as the GPIBB reads this register.

26

GPIBB OUTPUT DATA OUT 01h




This register buffers the data bytes the GPIBB writes to the host. GPIBB Status bit TBE is reset as the GPIBB writes to this register, and TBE is set by inputting a byte from its Host Input Data register as the host reads this register.



EXTERNAL INPUT IN 02h


Eight bits of parallel noninverted data are input from GPIBB connector Jl through this port. An external data source strobes a byte into this port by pulsing Jl pin 23, GATE DATA, momentarily high. The rising edge of this strobe may be armed to issue a GPIBB Z-80A interrupt request by setting **GPIBB Control** bit **Input Mask.** If GATE DATA is held high, then the GPIBB may sample the <u>External Input</u> data lines in real time. Jl pin 24, READ STROBE, pulses low as the GPIBB Z-80A inputs the port data. Jl pin 11, WAIT, may be driven low to make the GPIBB Z-80A idle in the Wait State while transferring the data.


> EXTERNAL OUTPUT OUT 02h



The GPIBB outputs eight bits of parallel noninverted data to connector Jl through this port. An external data sink is informed that data has been written to this port by a low pulse on Jl pin 10, DATA VALID. Jl pin 11, WAIT, may be driven low to make the GPIBB Z-80A idle in the Wait State while transferring the data. All **External Output** bits are reset to logic 0 by a GPIBB reset.

29





GPIEB Input/Output

This port allows the GPIBB firmware to read the IEEE 488 bus address defined by GPIBB switch SWL. This five bit value is read by the GPIBB Z-80A, and then loaded into port OUT 44h, GPIB Address Register, to define the board's primary address (see below). Figure 3-1 illustrates how SWL would be set to define IEEE 488 bus address ODh.

The GPIBB outputs sight lites of Carallel nonloverted






Figure 3-1: IEEE 488 BUS ADDRESS SWITCH SW1

3.2 TMS 9914 GPIB ADAPTER REGISTERS

GPIBB ports 40h through 47h are mapped to access TMS 9914 internal registers. This section presents register descriptions condensed from Texas Instrument's <u>TMS 9914</u> <u>GPIB Adapter Preliminary Data Manual</u>, 1979.



GPIB INTERRUPT STATUS 0 IN 40h



Status bits D5 - D0 are latched set as their corresponding source conditions occur, regardless of whether they are masked or unmasked by bits of register **GPIB Interrupt Mask 0.** Status bit D7, **INT40**, is latched set whenever one or more unmasked (enabled) bits in the D5 - D0 group of register **GPIB Interrupt Status 0** are set. Likewise, status bit D6, **INT41**, is latched set whenever one or more unmasked (enabled) bits of register **GPIB Interrupt Status 1** are set. Status bits D7 and D5 - D0 are reset when register **GPIB Interrupt Status 0** is read, while bit D6 is reset when port **GPIB Interrupt Status 1** is read. TMS 9914 output pin **INT** is active low whenever (**INT40**) OR (**INT41**) is true.

- D7 INT40 -- Port 40h Interrupt. One or more unmasked (enabled) interrupt sources of register 40h has become active.
- D6 INT41 -- Port 41h Interrupt. One or more unmasked (enabled) interrupt sources of register 41h has become active.


D5

BI -- a TMS 9914 Byte has been Input.

1. 18

D4	BO a TMS 9914 Byte has been Output, or the TMS 9914 is ready to accept the first data byte.
D3	END an EOI has occurred with ATN false.
D2	SPAS A Serial Poll Active State has occurred with rsv set in the Serial Poll Register.
Dl	RLC A Remote/Local State change has occurred.
DO	MAC A My Address Change has occurred.

Bits of this register; are set (logic 1) to unmask (enable) the corresponding interrupt source condition to drive TMS 9914 output put INT active iow. Bits are reset (logic 0) for mint (disable) the corresponding interrupt source.




. .

Bits of this register are set (logic 1) to unmask (enable) the corresponding interrupt source condition to drive TMS 9914 output pin INT active low. Bits are reset (logic 0) to mask (disable) the corresponding interrupt source.

D7-D6	Not used.
D5	BI enable interrupt on Byte Input.
D4	BO enable interrupt on Byte Output.
D3	END enable interrupt on EOI with ATN false.
D2	SPAS enable interrupt on Serial Poll Active State.
Dl	RLC enable interrupt on Remote/Local Change.
D0	MAC enable interrupt on My Address Change.

GPIB INTERRUPT STATUS 1 IN 41h



Status bits D7 - D0 are latched set as their corresponding source conditions occur, regardless of whether they are masked or unmasked by bits of register **GPIB Interrupt Mask 1. GPIB Interrupt Status 0** bit **INT41** is latched set whenever one or more unmasked (enabled) bits of register **GPIB Interrupt Status 1** are set. Reading register **GPIB Interrupt Status 1** causes all of its eight bits, as well as bit **INT41** of **GPIB Interrupt Status 0**, to be reset. TMS 9914 output pin INT is active low whenever (INT40) OR (INT41) is true. The **GET, ERR, UCG, APT, DCAS,** and **MA** events cause an Accept Data State (ACDS) holdoff condition if they are unmasked. This allows the GPIBB Z-80A to respond to the interrupt **Status 1**, and take appropriate action before completing the handshake by loading the release ACDS holdoff Auxiliary Command (see **Auxiliary Command Register** descriptions below).

D7


GET -- a Group Execute Trigger command has been received.

D6	ERR an incomplete source handshake error has occurred.
D5	UCG an Unidentified Command has been received, or a Secondary Command has been received when the Pass Through Next Secondary feature is enabled.
D4	APT a Secondary Address has been received in the Extended Addressing mode.
D3	DCAS a Device Clear Active State has occurred.
D2	MA My Address (MLA or MTA) and not \overrightarrow{SPMS} .
Dl	SRQ A Service Request has occurred and the TMS 9914 is the Controller In Charge.
D0	IFC An Interface Clear has occurred.

GET -- a Group Execute Trigger command has

corresponding source conditions actur, regardless of whether they are masked of upressed of it's of register GPIE Interrupt hant is GPIE Interrupt Status 0 bit intel is latched set visitever one of more unmasked (enabled) bits of register GPIE Interrupt Status 1 are set. Reading register GPIE Interrupt Status 1 are

GPIB INTERRUPT MASK 1 OUT 41h




Bits of this register are set (logic 1) to unmask (enable) the corresponding interrupt source condition to drive TMS 9914 output pin INT active low. Bits are reset (logic 0) to mask (disable) the corresponding interrupt source.

D7	GET enable interrupt on Group Execute Trigger.
D6	ERR enable interrupt on incomplete source handshake.
D5	UCG enable interrupt on Unidentified Command or Secondary Command.
D4	APT enable interrupt on Address Pass Through.
D3	DCAS enable interrupt on Device Clear Active State.
D2	MA enable interrupt on My Address.
Dl	SRQ enable interrupt on Service Request.
D0	IFC enable interrupt on Interface Clear.

GPIB ADDRESS STATE IN 42h D7 TMS 9914 IS IN THE REMOTE STATE REM TMS 9914 IS IN D6 THE LOCAL LOCKOUT LLO STATE D5 THE IEEE 488 ATN LINE IS TRUE ATN D4 TMS 9914 IS IN THE LISTENER PRIMARY LPAS ADDRESSED STATE TMS 9914 IS IN THE D3 TALKER PRIMARY TPAS ADDRESSED STATE D2 LADS TMS 9914 IS ADDRESSED TO LISTEN (LACS) D1 TADS TMS 9914 IS ADDRESSED TO TALK (TACS) LSB OF LAST DO ADDRESS RECOGNIZED ulpa BY TMS 9914

state of	ts read from this register sample the current the TMS 9914 internal address logic. Set status bits are interpreted as follows:
D7	REM the TMS 9914 is in the Remote state.
D6	LLO the TMS 9914 is in the Local Lockout state.
D5 bell	ATN IEEE 488 bus line ATN is active low.
D4	LPAS the TMS 9914 is in the Listener Primary Addressed State.
D3	TPAS the TMS 9914 is in the Talker Primary Addressed State.
D2	LADS or LACS the TMS 9914 is addressed to Listen.
Dl	TADS or TACS the TMS 9914 is addressed to Talk.
D0	ulpa the LSB of the last address recognized by the TMS 9914.


GPIB BUS STATUS IN 43h



The GPIBB Z-80A samples the current IEEE 488 bus management line states by reading this register.

- D7 ATN -- Attention
- D6 DAV -- Data Available
- D5 NDAC -- Not Data Accepted
- D4 NRFD -- Not Ready For Data
- D3 EOI -- End Or Identify
- D2 SRQ -- Service Request
- Dl IFC -- Interface Clear
- DO REN -- Remote Enable

Figure 3-2 illustrates the handshake operation of bus lines DAV, NDAC and NRFD assuming one Talker and several Listeners.



3. GPIBB Input/Output

> AUXILIARY COMMAND REGISTER OUT 43h D7 CLEAR C/S OR SET D6 D5 D4 f4 D3 f3 D2 AUXILIARY COMMAND f2 SELECT D1 f1 DO fO

D7 C /S -- Clear or Set (see text)

D6-D5 Not used

D4-D0 f4-f0-- Auxiliary Command Select (see text)

This register controls many of the TMS 9914 special features. The GPIBB Z-80A issues Auxiliary Commands to the TMS 9914 by outputting a byte to this register, and the bits of the byte determine the command issued as shown in Table 3-2 below.

Writing this command with bit C /S set causes all inpute to be ignored and the NMS 9914 returns to the Idle state. The Serial Poll Register and Parallel Foll Register are not cleared, and the following TMS 9914 internal states are selected:

C*/S	f4	f3	f2	fl	fO	MNENONIC	FUNCTION
0/1	0	0	0	0	0	swrst	Software TMS 9914 Reset
0/1	0	0	0	0	1	dacr	Release ACDS Holdoff
n/a	0	0	0	1	0	rhdf	Release RFD Holdoff
0/1	0	0	0	1	1	hdfa	Holdoff On All Data
0/1	0	0	1	0	0	hdfe	Holdoff On EOI Only
n/a	0	0	1	0	1	nbaf	Set New Byte Available False
0/1	0	0	1	1	0	fget	Force Group Execute Trigger
0/1	0	0	1	1	1	rtl	Return To Local
n/a	0	1	0	0	0	feoi	Send EOI With Next Byte
0/1	0	1	0	0	01	lon	Listen Only
0/1	0	1	0	1	0	ton	Talk Only
n/a	0	11	0	1	1	gts	Go To Standby
n/a	0	1	1	0	0	tcs	Take Control Synchronously
n/a		1	1	0	11	tca	Take Control Asynchronously
0/1	0	1	1	1	0	rpp	Request Parallel Poll
0/1	0	11	1	1	1	sic	Send Interface Clear
0/1	1	0	0	0	0	sre	Send Remote Enable
n/a	1	0	0	0	1	rqc	Request Control
n/a	1	0	0	1	0	rlc	Release Control
0/1	1	0	0	1	1	dai	Disable All Interrupts
n/a	1	0	1	0	0	pts	Pass Through Next Secondary
0/1	1	0	1	0	1	stdl	Set TI Delay
0/1	1	0	1	1	0	shdw	Shadow Handshake

Table 3-2: TMS 9914 AUXILIARY COMMANDS

A number of the functions are of the Clear/Set type. If a command is issued with the \overline{C} /S bit set, then the function is selected and remains selected until the same command is issued with the \overline{C} /S bit reset. These commands appear with a 0/1 entry in the \overline{C} /S column. The Talk Only (ton) and Listen Only (lon) commands are of this type. Other commands, such as force EOI (feoi) and release RFD holdoff (rhdf), have a pulsed mode of operation. These commands appear with an n/a (not applicable) entry in the \overline{C} /S column. The Force Group Execute Trigger (fget) and Return To Local (rtl) commands can operate in either Clear/Set or pulsed modes.

The following paragraphs describe each of the TMS 9914 Auxiliary Commands.

Software Reset (swrst) 0/1 X X 0 0 0 0

Writing this command with bit \overline{C} /S set causes all inputs to be ignored and the TMS 9914 returns to the idle state. The **Serial Poll Register** and **Parallel Poll Register** are not cleared, and the following TMS 9914 internal states are selected:

- SIDS (source idle state)
 AIDS (acceptor idle state)
 TIDS (talker idle state)
 TPIS (talker primary idle state)
 LIDS (listener idle state)
 LPIS (listener primary idle state)
 CIDS (controller idle state)
 LOCS (local state)
 NPRS (negative poll response state)
- PPIS (parallel poll idle state)
- SPIS (serial poll idle state).

This command is active following a TMS 9914 hardware reset. The TMS 9914 may then be configured, but it is held in the idle condition until the swrst command is written with bit \overline{C} /S reset.

Release DAC Holdoff (dacr) 0/1 X X 0 0 0 0 1

The Data Accepted (DAC) holdoff provides the GPIBB Z-80A time to respond to unrecognized commands, secondary addresses, device trigger or device clear commands. The holdoff is released by the Z-80A when the required action has been taken. Normally the command is loaded with the \overline{C} /S bit reset. When used with the address pass through feature, however, bit \overline{C} /S is set if the secondary address was valid, or reset if the secondary address was invalid.

Release RFD Holdoff (rhdf) n/a X X 0 0 0 1 0

Releases Ready For Data (RFD) holdoff, caused by a hdfa or hdfe.

Holdoff On All Data (hdfa) 0/1 X X 0 0 0 1 1

A Ready For Data (RFD) holdoff occurs on every data byte until the hdfa command is loaded with \overline{C} /S reset. In such cases, the handshake must be completed by issuing the rhdf command.

Holdoff On End (hdfe) 0/1 X X 0 0 1 0 0

An RFD holdoff occurs when an end of data string message (EOI true with ATN false) is received over the interface. Command rhdf releases this holdoff.

Set New Byte Available False (nbaf) n/a X X 0 0 1 0 1

If a Talker is interrupted before the byte stored in the **Data Out Register** is sent across the interface, then the byte is normally transmitted as soon as bus line **ATN** goes false. Issuing command **nbaf** suppresses transmission of this byte if the interrupt makes it unnecessary.

. .

Force Group Execute Trigger (fget) 0/1 X X 0 0 1 1 0

Issuing this command with bit \overline{C} /S reset causes TMS 9914 output pin TRIGGER to pulse high for approximately 5 clock cycles (1.25 uSec). Issuing this command with bit \overline{C} /S set causes pin TRIGGER to go high until another fget command is issued with \overline{C} /S reset. No interrupts or handshakes are initiated.

Return To Local (rtl) 0/1 X X 0 0 1 1 1

If the **rtl** command is issued with bit \overline{C} /S reset, then **GPIB** Address Status bit **REM** is reset, but it may be set at any time by a **REN** command from the Controller In Charge. If the **rtl** is issued with bit \overline{C} /S set, then status bit **REM** is reset, and it cannot be again set until the **rtl** command is issued with bit \overline{C} /S reset. The **rtl** command has no effect if the TMS 9914 is in the Local Lockout (LLO) mode.

Force End Or Identify (feoi) n/a X X 0 1 0 0 0

Sends the EOI message with the next data byte. The EOI line is then reset.

Listen Only (lon) 0/1 X X 0 1 0 0 1

Activates the Listener State until the lon command is issued with bit \overline{C} /S reset.

Talk Only (ton) 0/1 X X 0 1 0 1 0

Activates the Talker State until the ton command is issued with bit \overline{C} /S reset.

Note that the **ton** and **lon** commands are included for use in systems without a Controller. However, when the TMS 9914 is functioning as a Controller, it uses the **ton** and **lon** commands to set itself up as a Talker or Listener, respectively. Note that these functions must be reset when sending **UNL** or **OTA**.

Go To Standby (gts) n/a X X 0 1 0 1 1

The Controller In Charge issues this command to force bus line ATN false.

Take Control Synchronously (tcs) n/a X X 0 1 1 0 0

This command is used by the Controller In Charge to set bus line ATN true after any handshake in progress is completed, and so gain control of the interface. If the Controller is not a true Listener, the shdw (Shadow Handshake) command must be issued with bit \overline{C} /S set before issuing this command, allowing the Controller to participate in the Listener handshake without exchanging data. ATN is forced true at the end of the byte transfer to insure that the data byte is not lost or corrupted.

Take Control Asynchronously (tca) n/a X X 0 1 1 0 1

Immediately forces bus line **ATN** active low. Data loss or corruption may occur if Talker/Listeners are in the process of transferring a data byte.

Request Parallel Poll (rpp) 0/1 X X 0 1 1 1 0

The Controller In Charge issues this command with bit \overline{C} /S set to send the Parallel Poll command over the interface (the TMS 9914 must be in the Controller Active State for line **ATN** to be forced true). The poll is completed by reading the **Command Pass Through Register** to obtain the status bits, then issuing command **rpp** with bit \overline{C} /S reset.

Send Interface Clear (sic) 0/1 X X 0 1 1 1 1

The System Controller issues this command with bit \overline{C} /S set to force bus line IFC active low. After observing the IEEE 488 minimum time duration (100 uSec), the System Controller must issue the same command with bit \overline{C} /S reset to force bus line IFC inactive high. The System Controller is then put in the Controller Active State.

Send Remote Enable (sre) 0/1 X X 1 0 0 0 0

The System Controller issues this command with bit \overline{C} /S set to force bus line **REN** active low to send the Remote Enable message over the interface. Line **REN** is forced inactive high by issuing the same command with bit \overline{C} /S reset.

Request Control (rqc) n/a X X 1 0 0 0 1

The GPIBB Z-80A issues this command after the TCT command has been recognized. The TMS 9914 then waits for bus line ATN to go inactive high, then enters the Controller Active State (CACS).

Release Control (rlc) n/a X X 1 0 0 1 0

Releases bus line ATN after a TCT command has been sent passing control to another device.

Disable All Interrupts (dai) n/a X X 1 0 0 1 1

Disables (floats) TMS 9914 interrupt request output pin INT . Registers GPIB Interrupt Status 0 and GPIB Interrupt Status 1 are not affected, nor are any selected holdoffs.

Pass Through Next Secondary (pts) n/a X X 1 0 1 0 0

This command remotely configures a Parallel Poll. The Parallel Poll Configure (PPC) message is passed through the TMS 9914 as an unrecognized addressed command, then identified by the GPIBB Z-80A. The pts command is then issued and the next byte received (a PPE, or Parallel Poll Enable message) is routed through the Command Pass Through Register. The GPIBB reads the PPE message, and writes it to the Parallel Poll Register.

Set Tl Delay (stdl) 0/1 X X 1 0 1 0 1

Issuing this command with bit \overline{C} /S set defines the Tl delay time to be six clock cycles (1.5 uSec). Issuing this command with bit \overline{C} /S reset defines the Tl delay time to be ten clock cycles (2.5 uSec). A ten clock cycle delay is automatically set by a Power On Clear.

Shadow Handshake (shdw) 0/1 X X 1 0 1 1 0

Issuing this command with bit \overline{C} /S set enables the Controller In Charge to carry out the Listener handshake without participating in a data transfer. The Data Accepted line (DAC) is forced active low for a maximum of 3 clock cycles after Data Valid (DAV) is received, and Not Ready For Data (NRFD) is allowed to go false as soon as DAV is removed. The shadow handshake function allows the tcs command to be synchronized with the Acceptor Not Ready State (ANRS) so that bus line ATN can be reasserted without causing the loss or corruption of a data byte. The END interrupt can also be received and causes a ACDS holdoff to be generated. Issuing the shdw command with bit \overline{C} /S reset disables this function.

taani hatala aldaata --- isb

ence GPIB Instruction Manual

GPIB ADDRESS REGISTER OUT 44h D7 ENABLE DUAL ADDRESSING MODE edpa D6 DISABLE dal LISTEN FUNCTION D5 DISABLE dat TALK FUNCTION D4 A5 D3 A4 DEVICE D2 PRIMARY A3 ADDRESS D1 A2 D0 A1

D7 edpa -- Enable Dual Addressing Mode

D6 dal -- Disable Listen Function


D5 dat -- Disable Talk Function

D4-D0 A5 through A1 -- Device Primary Address

A Power On Clear or a swrst command with bit \overline{C} /S set puts the TMS 9914 into an idle state. The IEEE 488 Bus Address register (switch SW1) is then read by the GPIBB Z-80A, and written to bits A5 through A1 of this register to define the Device Primary Address.


Bit edpa is set to enable the TMS 9914 Dual Addressing Mode, and reset to disable it. When enabled, the least significant address bit is ignored by the address comparator, meaning that the TMS 9914 then responds to two consecutive addresses. GPIB Address Status bit ulpa may then be polled to differentiate between the two addresses. The dat and dal bits may be set to disable the Talk and Listen functions, respectively. Two separate devices may then use the same primary address if one only talks, and the other only listens.

> SERIAL POLL REGISTER OUT 45h



...

This register contains the byte supplied to the Controller In Charge when it is conducting a Serial Poll on the GPIBB. The register is cleared by a hardware Reset but not by a software swrst Auxiliary Command. Bits S8 and S6 through S1 supply device dependent information to the Controller In Charge, while setting bit S7 (rsv) forces bus line SRQ true. When the Controller responds by carrying out a Serial Poll on the GPIBB, the TMS 9914 controlled SRQ output automatically returns to the passive false (high) state. A new Service Request cannot be made until bit rsv is first reset, and then set again.




COMMAND PASS THROUGH REGISTER IN 46h

The GPIBE Z-80A reads this register to sample the IEEE 488 DIO8 - DIO1 data lines when an unrecognized command or a secondary address condition occurs. These bits are not latched, so the GPIBE Z-80A typically has to read this register in response to an interrupt generated by unmasked GPIB Interrupt Mask 1 bits UCG and/or APT.

Cromenco GPIB Instruction Manual

PARALLEL POLL REGISTER OUT 46h




The contents of this register are placed on the IEEE 488 bus when the Controller In Charge conducts a Parallel Poll. The GPIBB Z-80A must load the register before the Parallel Poll operation occurs (usually during GPIBB initialization). The register may be remotely configured using the pts Auxiliary Command. This register is cleared by a TMS 9914 Reset, but not by a swrst Auxiliary Command.

> D7 (D108) D6 (DI07) D5 (DI06) D4 (D105) **IEEE 488** IN DATA D3 (DI04) D2 (DI03) D1 (D102) D0 (DI01)

The GPIBB Z-80A reads an Input Byte from the IEEE 488 bus through this register when the TMS 9914 is addressed as a Listener. GPIB Interrupt Status 0 bit BI remains set, and the Not Ready For Data line (NRFD) is held active low until this register is read. Reading this register also causes the TMS 9914 to releases bus line NRFD when reading this register unless either holdoff command hdfa or command hdfe has previously been issued. Issuing Auxiliary Command rhdf forces the NRFD handshake line inactive high, thereby completing the acceptor handshake.

DATA IN REGISTER IN 47h

DATA OUT REGISTER OUT 47h



When the TMS 9914 is functioning in the Talker or Controller modes, this register is transfers data bytes or command bytes from the Z-80A to the IEEE 488 bus. If the TMS 9914 is in the Controller Active State, commands are sent with bus line ATN active low. If the TMS 9914 is in the Talker Active State, device dependent data is sent with bus line ATN inactive high. In both cases the source handshake function is automatically carried out by the TMS 9914. The GPIBB Z-80A may load this register with a new byte whenever GPIB Interrupt Status 0 bit BO is set. Bit BO is set when the TMS 9914 enters the Talker mode to prompt initial loading.

Bus line ATN may at times be forced active low by the Controller In Charge after the Data Out Register is loaded but before the data appears on the IEEE 488 bus lines. This byte appears on the bus immediately after bus line ATN goes inactive high, unless Auxiliary Command nbaf is issued before the byte is placed on the bus.

Cromemco GPIB Instruction Manual

onemco GPIS Instruction Manual GPISB Input/Output

DATA OUT REGISTEN

When the TMS 9914 is functioning in the Talker of Controller modes, this regaster of transfers data bytes of command bytes from the AGA to the 1923 488 bus. If the TMS 9914 is in the Controller Active State, commands are sent with hus lime ACR weater device prendent data is is in the Talker Action term device prendent data is sent with bus lime ACR course is and the the the the source handshake function is are sentened to the tegister by the TMS 9914. The ACCID term with a new byte whence is and the tegister with a new byte whencer is a sentence Status 0 bit BO by the TMS 9914. The ACCID term of the set of the source handshake function is are sentened by the this register as set. Bit BO is as were the method is a the set of the set of the Talker mode to prompt with a set of the set of the

Bus line ATM may at times be founded achive low by the Controller in Charge after , the Date Ont Register is loaded but before the gate appears of the IEEE 486 bus lines. This byte appears on the out inmediately after bus line ATM goes inactive high, unless Auxiliary Command mbar is issued before the byte is placed on the Cromemco GPIB Instruction Manual . GPIBB Interrupt Structure

Chapter 4

GPIBB INTERRUPT STRUCTURE

vector during interrapt acknowledge 15 the host is GPIBB TO HOST INTERRUPTS .1

dquittent isi interruph

The GPIBB can issue two types of interrupt requests to the host processor over the S-100 bus: non-maskable requests, which the host must acknowledge, and maskable interrupt requests, which the host may, or may not, acknowledge.

The GPIBB issues a non-maskable interrupt to the host by setting **GPIBB Control** bit **NMInt Host.** This causes S-100 bus line $\overline{\text{NMI}}$ to go active low on the next falling edge of S-100 bus signal sMl. This active low level is automatically removed on the following sMl falling edge.

The GPIBB issues a maskable interrupt request to the host by setting GPIBB Control bit Int Host. The host processor may either:

- Allow the GPIBB to drive S-100 bus line INT active 1. low, or
- 2. Disallow this control, yet sense an interrupt request condition if polling the GPIBB Control bit Int Host indicates that the bit is set.

In the first case, the host processor sets Host Control bit Int Mask and resets bit Clr Int. S-100 bus line INT then goes active low when the GPIBB sets GPIBB **Control** bit **Int Host** (the GPIBB should have previously defined an interrupt vector value if the host Z-80 is operating in IMO or IM2 -- see below). The host Z-80A then either:

- acknowledges the request if its own INT input pin is unmasked (interrupts enabled), or
- ignores the request if its INT pin is masked (interrupts disabled).

The GPIBB holds S-100 bus line INT active low until either:

a host interrupt acknowledge cycle occurs, automatically clearing the request, or

Cromemco GPIB Instruction Manual 4. GPIBB Interrupt Structure

- Host Control bit Clr Int is set removing the request and inhibiting further requests while the bit is set.

The GPIBB is required to supply an eight bit interrupt vector during interrupt acknowledge if the host is operating in Interrupt Mode 0 or Interrupt Mode 2. The GPIBB defines the interrupt vector value by writing a byte to port **GPIBB Output Data**; the contents of this port are gated onto the S-100 bus DI lines during host interrupt acknowledge.


In the second case, the host processor resets Host Control bits Int Mask and Clr Int. Then as the GPIBB sets GPIBB Control bit Int Host, S-100 bus line INT is unaffected, but the host can sense the interrupt request if polling reveals that the Host Status bit Int Pend is set. The host may then either:

- set control bit Int Mask, enabling S-100 bus line INT to be driven active low, or
- clear the interrupt request by setting bit Clr Int (removing the current interrupt request and inhibiting further interrupt requests), and then resetting bit Clr Int (allowing further interrupt requests to be sensed).

When two or more S-100 bus boards issue maskable interrupt requests to the host processor, their requests are coordinated by Cromemco's S-100 Interrupt Priority daisy chain. The S-100 interrupt daisy chain is controlled by PRIORITY IN and PRIORITY OUT lines provided on the following Cromemco products:

- the GPIB Interface at connector J3
- the IOP Input/Output Processor
- the PRI line printer interface
- the TU-ART serial interface
- the 4FDC and 16FDC floppy disk interfaces
- the WDI Winchester hard disk interface

The board priorities are defined as shown in Figure 4-1.



57

.

Cromemco GPIB Instruction Manual 4. GPIBB Interrupt Structure

> The Cromemco Interrupt Priority daisy chain resolves concurrently pending interrupt requests in favor of the highest priority task. After service of an interrupt has begun, regardless of its priority relative to the service routine in progress, any subsequent interrupt request is acknowledged as soon as the host processor enables maskable interrupts. Consequently, S-100 bus maskable interrupt priorities must be managed by the host software working with the S-100 bus daisy chain. For example, the highest priority service routine might not execute an EI instruction until just before returning to the background program, whereas the lowest priority service routine might execute an EI instruction immediately after entry.

4.2 GPIBB Z-80A INTERRUPTS

Three sources may request interrupt service by driving GPIBB Z-80A pin INT active low:

- 1. the host processor through Host Control bit Int GPIBB
- 2. an External Input port GATE DATA strobe
- 3. TMS 9914 GPIB Adapter output pin INT

All of these sources may be masked or unmasked by bits of port GPIBB Control, and interrupt requests from all sources may be polled by reading bits of port GPIBB Status, regardless of the states of their corresponding mask bits. Note that reading the GPIBB Status register resets all interrupt request bits. This allows the GPIBB Z-80A to define interrupt priorities among these sources. Non-maskable interrupts cannot be issued to the GPIBB Z-80A, (because its NMI input pin is tied inactive high).

The GPIBB Z-80A should be operated in Interrupt Mode 1 (IM1) since none of the three interrupt sources can supply an interrupt service vector. When operated in IM1, any unmasked interrupt request then causes the GPIBB Z-80A to execute a **RST 38h**, a one byte CALL instruction to address 0038h, near the beginning of ROM0. The interrupt service routine, starting at 0038h, should poll the **GPIBB Status** register to pinpoint the interrupt source, and then take appropriate action. Cromemco GPIB Instruction Manual 4. GPIBB Interrupt Structure

. .

The host processor issues maskable interrupt requests to the GPIBB Z-80A by setting Host Control bit GPIBB Int. The request is acknowledged if GPIBB Control bit Host Mask is set and Z-80A maskable interrupts are enabled.

A maskable interrupt request is issued to the GPIBB Z-80A each time the External Input is loaded by pulsing GATE DATA (Jl pin 23) high. The request is acknowledged if GPIBB Control bit Input Mask is set and Z-80A maskable interrupts are enabled.

The TMS 9914 GPIB Adapter issues maskable interrupt requests to the GPIBB Z-80A by driving its INT output pin active low. The request is acknowledged if GPIBB Control bit GPIB Mask is set and Z-80A maskable interrupts are enabled. A TMS 9914 interrupt request is removed by reading port GPIB Interrupt Status 0 and/or GPIB Interrupt Status 1.

Cromemco GPIB Instruction Manual

mco GMB Instruction Manual 183 Interructure

..

The host processor issues maskable interrupt requests to the GPIBB 2-80A by setting Yost Control bit GPIBB Int. The request is acknowly Mask is set and 5-80A p

A maskable interrupt required in the CPIBS 2-80A each time the External Tapet is loaded by pulaing GATE DATA (31 pin 23) high. The convert is acknowledged if GPIBE Control bit Inch. is set and 3-80A maskable interrupts are end.

> The TMS 5914 GPTS Adapter requests to the GPTS fragment pin active low. The requin Control bit GPTB Mask interrupts are enabled. A removed by reading port GP GPTS Interrupt Status 1.

Cromemco GPIB Instruction Manual A. Parts List

Appendix A

PARTS LIST

Designation	Description	Cromemco Part No.
Integrated Circuits		RTOSIDEGA
IC1 1800-408	74LS74	010-0055
IC2	74LS10	010-0063
IC3	(non TI) 74LS04	010-0066
IC4	74LS367	010-0108
IC5	74LS174	010-0097
IC6	74LS244	010-0100
IC7 1800-800	74LS273	010-0107
IC8	74LS373	010-0102
IC9	74LS245	010-0120
IC10	GPIB Monitor ROM	502-0070
IC11	74LS30	010-0059
IC12	75160	010-0317
IC13	75161	010-0316
IC14	74LS139	010-0118
IC15-17	74LS74	010-0055
IC18 0000-200	7407	010-0104
IC19	74LS74	010-0055
IC20	74LS10	010-0063
IC21	74LS08	010-0064
IC22	74LS02	010-0068
IC23	74LS00	010-0069
IC24	74LS139	010-0118
IC25	(non TI) 74LS04	010-0066
IC27	2716/TMS2516	not supplied
IC28	TMS 9914	011-0057
IC29	(non TI) 74LS04	010-0066
IC30	74LS367	010-0108
IC31	74LS139	010-0118
IC32	74LS00	010-0069
IC33	74LS74	010-0055
IC34	74LS367	010-0108
IC35	74LS174	010-0097
IC36,37	74LS374	010-0133
IC38	Z80-A	011-0010
IC39-42	AM9124EPC	011-0055
IC43,44	7805/340T-5	012-0001
IC45	74LS74	010-0055
IC46	74LS05	010-0065
IC47,48	74LS136	010-0050
IC49	74LS244	010-0100
IC50-53	AM9124EPC	011-0055

Cromemco GPIB Instruction Manual A. Parts List


Designation	Description	Cromemco Part No.
Diodes		
	2N3904	009-0001
Capacitors		yeotej Ulta
C1,2 C3 C4 C5 C6-19 C20 C21-29 C30 C31-37 C38-40	.047 uf axial .005 uf disk .001 uf disk .005 uf disk .047 uf axial 47 pf mono .047 uf axial 10 uf tant .047 uf axial 10 uf tant	004-0061 004-0025 004-0022 004-0025 004-0061 004-0000 004-0061 004-0032 004-0061 004-0032
Capacitor Networks		004 0052
CN1,2	47 PF, 8 pin	005-0000
Resistors	0 01524 0 00204	
R1,2 R3,4 R5 R7 R8 R9 R10 R11 R12,13 R14 R15 R16 R17-19	100 K 1 K 390 560 270 1 K 10 K 270 1 K 10 K 4.7 K 10 K 4.7 K	001-0039 001-0018 001-0013 001-0015 001-0011 001-0018 001-0030 001-0018 001-0018 001-0030 001-0024 001-0030 001-0024
Resistor Networks	7805/3407-5 01 7805/3407-5 01 745.574 01	1.4
RN1 RN2 RN3 RN4,5	4.7 K, 8 pin 100 K, 10 pin 10 K, 8 pin 33, 8 pin	003-0030 003-0035 003-0025 003-0000

sio Griff Instruction Manual


Cromemco GPIB Instruction Manual A. Parts List

Designation	Description	Cromemco <u>Part No.</u>
RN7 RN8 RN9-12 RN13 RN14 RN15	l K, l pin 10 K, 8 pin 560, 8 pin 33, 8 pin 10 K, 8 pin 33, 8 pin	003-0007 003-0025 003-0006 003-0000 003-0025 003-0000
Miscellaneous		
	<pre>1 switch, 6 pos. 1 switch, 7 pos. 4 6-32 hex nut 4 #6 lock washer 4 6-32X1/2 screw 8 socket, 16 pin 8 socket, 16 pin 9 socket, 20 pin 2 socket, 20 pin 2 socket, 24 pin 2 socket, 24 pin 1 socket, 2 pin 1 large heat sink 1 crystal, 8 mhz</pre>	013-0025 013-0033 015-0013 015-0020 015-0044 017-0002 017-0003 017-0004 017-0005 017-0006 017-0009 021-0017 026-0001

Cromemco GPIB Instruction Manual



Cromemco GPIB Instruction Manual



Dmemco GPIB Instruction Manual

Cromemco GPIB Instruction Manual C. GPIB Monitor Commands

Appendix C

GPIB MONITOR COMMANDS tion fields. The

The GPIB Monitor is controlled by single and double character commands that may be followed by one or more arguments. This section describes these commands and gives the command format for each.

All GPIB Monitor commands must be terminated with a RETURN character.

@ -- EXECUTE BATCH COMMAND STRING

The @ command executes a command string located in GPIB memory.

Pormat: @ address The ASCII string, beginning at address in GPIB memory, and ending with either a semicolon or a binary 0, is taken as a list of commands to be executed by GPIBMON. The string may have multiple commands within it. An error message is displayed and control is returned to the GPIBMON command level if an error occurs during command processing.

DM -- DISPLAY MEMORY

The DM command formats and displays the contents of GPIB memory on the console screen.

Formats:

dm dm start-address dm start-address end-address seasobbe-drog e dm start-address S swath dm S swath

The letter m is optional in all formats.

> The contents of memory are displayed on the console in both hexadecimal and ASCII. Each display line provides information on up to 16 consecutive bytes of memory. Each line consists of three information fields. The leftmost field is the memory address, displayed in hexadecimal, of the first byte displayed in the center field. The center field contains the hexadecimal values of from 1 to 16 consecutive data bytes. The rightmost field displays the ASCII equivalent characters of each displayed byte. Since the 7-bit ASCII code ignores MSB bit D7, then ASCII character **A** is displayed for both data byte 41h and Clh. If the data byte is not equivalent to a printable ASCII character, the rightmost field will show a period character.

Example Display:

0100 41 42 43 44 30 31 32 33 C3 02 55 00 0D 0A 24 FF ABCD0123C.U...\$.

The first command format above displays 80h bytes starting with the ending address of the previous DM command, plus 1 (or 4000h if a DM command has not previously been issued). The second format displays 80h consecutive bytes beginning at start-address. The third displays all bytes between start-address and end-address. The fourth displays swath bytes starting with start-address. The last form displays swath bytes, starting with the ending address of the previous DM command, plus 1 (or 4000h if a DM command has not previously been issued). A default value of 80h is assumed in the last two forms if no swath value follows swath character S.

E -- EXAMINE INPUT PORT

The E command reads data from input port number **port-address**, and displays the data in hexadecimal on the console screen.

Format:

e port-address

G -- GO TO ABSOLUTE ADDRESS

The G command jumps to address in GPIB memory with current GP Z-80A register values.

Format:

g address

This command transfers program control from GPIBMON to the program starting at **address** in GPIB memory.

M -- MOVE (COPY) A BLOCK OF MEMORY

The M command copies the contents from one block of GPIB memory to another block of GPIB RAM memory. The contents of the original block are unchanged unless the two memory blocks overlap.

Formats:

m source-address end-address destination-address m source-address S swath destination-address

m S swath destination

The first command format copies all bytes from the source-address byte through the end-address byte to destination-address. The second copies swath bytes from source-address to destination-address. The last copies swath bytes from 4000h to destination-address.

After the move, GPIBMON verifies that the two blocks of memory are the same. Discrepancies are formatted on the console as follows:

ssss xx yy dddd

where **ssss** is the source address, **xx** is the source data, **yy** is the destination data, and **dddd** is the destination address. The verification process lists discrepancies which are not necessarily errors after certain types of overlapping moves. Displays of this type may be terminated by typing **CONTROL-C**, **CONTROL-Z** or **ESCAPE**.

O -- OUTPUT DATA TO A PORT

The O command writes **data-byte** to output port number **port-address**.

..

Format:

o data-byte port-address

Q -- QUERY MEMORY FOR A STRING OF BYTES

The Q command searches GPIBMON memory for a string.

Formats:

q start-address end-address string-of-bytes q start-address S swath string-of-bytes

This command searches memory start-address through end-address, or swath bytes starting at start-address, for string-of-bytes. String-of-bytes can have any of the formats allowed by the SM command. If string-of-bytes is found, then 16 bytes are displayed, starting with the first matching byte.

R -- READ BINARY DATA FROM THE CONSOLE

The R command reads unaltered bytes from the current console and writes them to GPIB RAM memory.

Formats:

r start-address end-address r start-address S swath

This command reads bytes (all 8 bits) from the current console and sequentially writes them into memory start-address through end-address, or swath bytes starting at start-address, until all bytes are written.

This command may be used for loading binary or ASCII data from a Teletype paper tape reader into GPIB RAM memory.

SM -- SUBSTITUTE MEMORY

The SM command changes the contents of GPIB RAM memory.

Formats:

sm sm address

The character **m** is optional in both formats.

The first command format prompts the user to change memory at the last location changed, plus 1 (4000h if no SM command has previously been issued). The second command form prompts the user to change memory at address. In both cases, GPIBMON prompts the user by displaying memory-address followed by its current-contents. The user has six options:

- Type a data-byte value followed by RETURN. This causes data-byte to be stored at memory-address. Memory-address is then incremented and displayed on the next console line.
- 2. Type a 'string' value followed by RETURN. This causes the ASCII code for all string characters (between the apostrophes) to be sequentially stored starting at memory-address. Memory-address is then adjusted beyond the last string byte, and is displayed on the next console line.
- 3. Any combination of data-bytes and 'strings' may be entered in the same line, separated by SPACEs, with one RETURN terminating the line. Memory-address is then adjusted beyond the last byte stored, and displayed on the next console line.
- Type a minus sign. This causes memory-address to decrement with no memory change. The new memory-address is displayed on the next console line. This option is used to "back up" and correct a previous memory-address.
- Type a RETURN. This causes memory-address to increment with no memory change, and the new memory-address to be displayed on the next console line.

> Type a period. This terminates the SM dialogue, 6. and GPIBMON returns to the GPIBMON command level.

V -- VERIFY A BLOCK OF MEMORY

The V command verifies that the contents of two blocks of memory are the same.

Formats:

Second.

v source-address end-address destination-address v source-address S swath destination-address

The first command format verifies that all bytes from **source-address** through **end-address** match the same number of bytes starting at **destination-address**. The second verifies that swath bytes beginning at source-address match swath bytes starting at destination-address.

Discrepancies are formatted as follows:

ssss xx yy dddd

where ssss is the source address, xx is the source data, yy is the destination data, and dddd is the destination address.

W -- WRITE BINARY DATA FROM MEMORY TO THE CONSOLE

The W command sequentially writes a block of GPIB memory bytes to the console.

Formats: w start-address end-address w start-address S swath Type a RETURN. THIS causes acaoly-address to increment with no memory change, and the new

This command sequentially reads bytes from memory start-address through end-address, or swath bytes starting at start-address. The command writes them (all 8 bits) to the current console until all bytes are written. This command may be used for writing GPIB memory to a teletype paper tape punch.

Z -- ZAP MEMORY WITH A BYTE CONSTANT

The Z command fills a block of GPIB RAM memory with the same single byte value.

Formats:

z start-address end-address [value]
z start-address S swath [value]

This command fills GPIB RAM memory start-address through end-address, or swath bytes starting at start-address, with byte value. Value may either be a numeric or character value, e.g., 100., or '?'. If no value is specified, 00h is assumed.

Cromemco GPIB Instruction Manual

GPIS Monitor Conmands

LAP MERORY WITH A BITH A BITH CONSTRUCT

The Z command fills a bar and see a second state and the second sec

Pormats:

Appendix D

SAMPLE GPIB PROGRAMS

TITLE GPIB GPIB Board Monitor SUBTTL *** Initialization and Main Control *** NAME GPIB ;; Version Definitions ; Version # ; Release # VERNUM 01 RLSNUM EQU 00 The monitor starts off from here Skip around the user interface portion ;; :: START1 START: JR ; Skip around user info & RST 1 The following 6 bytes are for user program reference ;; VERNUM, RLSNUM ; Version # for user reference ; Pointer to console data ; Free space pointer DB CONNUM DW DW When a JSYS is executed, program control transfers to here for further processing ;; START+08H JSYSX ; ORG at RST 1 ; User entry control transfer point Initialize the monitor RAM and the console, print the signon message, then continue after the RST locations ;; SP,STACK ; Load the SP HL,VARBS ; Clear the variables A,STACK-VARBS-4 ; in high memory ZERO ; Zapi All clean START1: LD LD LD CALL ZERO , TTYIO , Print 'GPTB Monitor ' , Print 'GPTB Monitor ' , VERNUM%10+'0', .'.' RLSNUM/10+'0', RLSNUM%10+'0' ; Skip a CALL ; Print signon message DB VERTXT: DB DM JR START2 ; Skip around RST 6 & RST 7 If a break instruction (RST 30H) is executed, control will transfer to here, then back to DEBUG, provided it is running ;; ORG JP START+30H BREAK ; DEBUG break restart transfer ; in high memory More user interface information (otherwise unuseable due to proximity) " 1 SETMM1 ; Pointer to SM command (for DEBUG) ; Pointer to INIT single console ; Reserved for future use? DW DW -1 DB FORM If an invalid jump occurs, chances are that the PC will reach and execute an RST 38H instruction: the following will intercept it and display an error message with the bad address, then return control to the monitor ;;; ;; ; Crash trap location ; Get crash PC ; Reload SP ; Print error message ; about what happened ; Adjust the PC ; Print it START+38H ORG POP CRASH : HL SP, STACK CALL OUTSTI CR,BEL,'Crash ' HL DM DEC CALL HEXWO Go to the next line after a message, then initialize hi-segment variables ;; ; Go to next line ; Set initial pointers to 4000H ; for Substitute Memory command ; and Display Memory command ; Set up JP instruction ; at BREAK to abort ; the job incase DEBUG ; isn't in the system START2: CALL LD CRLF HL,4000H (SETPNT), HL (DISPNT), HL LD LD (BREAK),A HL,CRASH (BREAK+1),HL T.D START3: LD LD Main command level: If not a BATCH job, then prompt for a command, and get a command from user If a BATCH job, point to the next command and proceed ;; ;; ; Reload SP ; Get BATCH error flag ; Are any errors7 ; Yes, reset & abort BATCH job ; Get BATCH pointer in case active ; Get BATCH pointer in case active? ; Yes, continue w/o prompt ; Print the prompt ; Nice & simple) ; Point to input buffer ; Get input line REENTE: LD LD SP. STACK A, (BATERR) OR NZ, REENTX LD LD A, (BATFLG) DE, (BATPNT) OR NZ, REENTI OUTSTI '2.' DE, LINBUF JR CALL DM LD LD CALL A, LINLEN INLINE

•

.

REENT1:		NTSSCN	;	Check first non-space	
	OR JR	A Z,REENTX	;	Is it end of line? Yes, ignore & reset BATCH flags	
	CP JR	';'		Yes, ignore & reset BATCH flags Remainder of line a comment?	
	CALL	Z, REENTX LCUC		Yes, ignore & reset BATCH flags Convert command to uppercase	
,	CP	'Z'+1	;	Too big for "Zap" command?	
	JR SUB	NC, CMDERR	;	Yes, error Doodle off ASCII bias	
	JR	C, CMDERR	;	Oops, not a command type	
	ADD	A HL, CMDJMP	?	*2 for command jump table Point to command jump table	
	CALL	ADDH	;	Point to command entry	
	CALL	LOADHH DE	;	Get the command routine address	
	CALL	NTSSCN	;	Bump past command letter Get next character	
	CALL LD	LCUC BC, REENTE	?	Convert to uppercase if needed	
	PUSH	BC	;	Point to re-entry location Save it for return trip	
	PUSH	HL HL,4000H	?	Save the routine address Load default argl if needed	
	RET		;	Go to the routine	
;; ·	Come he can kee	re for absolute job abor p the monitor from going	t; bi	nothing at this point ack to the main prompt	
REENTC:		A	;	Say no more BREAK in HISEG	
	LD JR	(BREAK+2),A REENTX	;	Save it now that DEBUG's gone Cancel whatever else exists	
;;	Come he	re if command (or other)	e	rror	
CMDERR:	CALL	OUTSTI BEL,'?\R'	;;	Print error message " <bel>?<cr><lf>"</lf></cr></bel>	
;;	This pa	rt will return to the row	ut.	ine pointed to by XCTADR ONLY	
::	if the	BREAK jump transfer is no	ot	ine pointed to by XCTADR ONLY pointing to the monitor, else BATCH jobs will survive)	
;;	If the	console is not at the bea	gi	nning of an	
;;	output	line then print a <cr><li< td=""><td>F></td><td>sequence</td><td></td></li<></cr>	F>	sequence	
REENTX :		HL,0	;	Reset BATCH flag and	
REENTQ:	LD	(BATDAT),HL A,(TTYPHP)	1	say no BATCH errors	
ADDAIQ.	OR	A	;	Get the current console position At beginning of a line?	
	CALL	NZ, CRLF A, (BREAK+2)	1	No, go there Get BREAK's JP address	
	OR	A		Is DEBUG running?	
	JR LD	Z, START3 HL, (XCTADR)	?	No, go back to command level Yes, get execution return address	
	JP	(HL)	;	Go back to wherever	
	SUB TT.	*** Move & Verify Comman	nd	***	
				addition and de pro-dispanses constant	
;;	M sourc	mory Command e S swath dest <cr></cr>			
11	M sourc	e finish dest <cr></cr>			
;;	(or fro	mmand moves swath bytes i m source through finish i	to	destination)	
MOVE:	CALL	ARG3Q			
HOVE:	PUSH	BC	;	Get arguments Save swath	
	PUSH	DE	;	and destination	
	PUSH LDIR	HL	;	and source Boing! New location	
	POP POP	HL DE	;	Get back arguments	
	POP	BC	;	for verify routine Need length, too	
	JR	VERIFX		Go verify	
;;		Memory Command			
??		e S swath dest <cr> e finish dest <cr></cr></cr>			
;;		mmand compares (verifies)) :	swath bytes from	
;; ;;	source to dest	to destination (or from s ination) and displays any	son y (urce through finish discrepancies	
VERIFY:				Get the arguments	
VERIFX:		A, (DE)			
	CP		;	Get data @ destination Is it the same as @ source?	
	JR CALL	Z,VERIFO HEXWO	;	Is it the same as @ source? Yes, check next byte	
	LD	A, (HL)	;	No, print source address Get source data	
	CALL	HEXBO	;	Print it	
	LD	A, (DE)	:	Get destination data	
	CALL	HEXBO SPACE	;	Print it	
	EX	DE, HL	;	Gap Get destination address	
	CALL EX	HEXWO	;	Print it	
	CALL	CRLF		New line	
		Cr' pointer in care sector			

112,880

Bump destination pointer Bump source pointer Drop count Did it go to 0? No, keep checking Yes, return VERIFO: INC DE INC DEC HL BC LD OR JR RET A,B NZ,VERIFX SUBTTL *** Set Memory Command *** Set (Substitute) Memory Command SM addr <CR> This command will prompt for information to be stuffed into memory (this command kills BATCH jobs due to possible buffer conflicts) The letter M is optional ;; ;; ; Is "S" followed by "M"? ; No, just "S" ; Bump past "M" ; Get default argument ; Get address where to start SETMEM: CP JR NZ,SETMMO DE HL,(SETPNT) ARGID INC SETMMO: LD CALL XOR SETMM1: A (BATFLG),A ; Get a O ; Get a 0 ; Abort any current BATCH job ; Print address ; Get current contents ; Print them ; Print a space LD HEXWO A, (HL) HEXBO SPACE CALL LD CALL CALL ; Point to line buffer ; Get line length ; Get input line ; Scan for non-space ; Is it to stop? Year return LD LD DE,LINBUF A, LINLEN INLINE NTSSCN CALL CALL CP RET z_.. ; Yes, return ; Yes, return ; Is it to back up? ; No, do the conversion ; Back pointer up ; Go save it & try again CP JR NZ, SETMM3 SETMM2: DEC HT. JR SETMM6 ; Convert input line to binary SETMM3: CALL INSTR NC,SETMM4 OUTSTI BEL,'?',CR SETMM1 ; If no error, then continue ; Print error message ; "<BEL>?<CRLF>" JR CALL DM JR ; & try again XOR ADD SETMM4: AB ; Zap A ; to check count in B NZ, SETMM5 JR Not empty, save the data Bump pointer INC JR HL SETMM6 ; & try again ; Load count in BC ; proper ; Swap pointers ; Shove the data into memory ; Restore pointers SETMM5: LD LD C,B B.0 DE,HL EX DE, HL EX (SETPNT),HL SETMM1 SETMM6: LD ; Save pointer for later ; & go for more JR SUBTTL *** Find a String-of-Bytes Command *** Find a String-of-Bytes Command, also known as "Query" Q start 5 swath string-of-bytes <CR> This command searches the memory specified from start for swath bytes (or from start through finish) for the specified string-of-bytes; when found, the first 16 bytes are displayed :: ;; ; Get address and Swath arguments ; If none, then error ; Save Swath ; Get string ; Get Swath back into DE ; If error, then abort ; Zap A ; to check length of entry ; Oops! No string there ARG2 C,FINDE BC FIND. CALL JR PUSH CALL POP INSTR DE C,CMDERR A FINDE: JP XOR ADD JP Z, CMDERR BC DE ; Save length ; and Swath ; and address ; Point to binary buffer PUSH FIND1: PUSH HL DE,LINBUF LD A, (DE) (HL) NZ,FIND3 DE LD CP JR INC ; Get a byte ; Is it the same? ; No, failure here FIND2: ; Bump binary pointer ; Bump memory pointer ; Go until all expended INC HL FIND2 DJNZ When we get to here, the strings are the same ;;

.

: • :

_

;; (; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	string	HL HL B,10H Z,DISLIN HL DE BC HL DE A,D E NZ,FIND1 *** String Input P	<pre>; Get memory pointer back ; momentarily ; Print 10 bytes ; only if the strings matched ; Get memory pointer back again ; and Swath ; and count ; Bump memory pointer ; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking ; Yes, all done here</pre>
;; (; ; (; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	LD CALL POP POP POP DEC LD OR JR RET SUBTTL Get St string Entry:	HL B,10H 2,DISLIN HL DE BC HL DE A,D E NZ,FIND1	<pre>; momentarily ; Print 10 bytes ; only if the strings matched ; Get memory pointer back again ; and Swath ; and count ; Bump memory pointer ; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking</pre>
;; ();; ;; ; ; ;; ; INSTR: 1	CALL POP POP POP INC DEC LD OR JR RET SUBTTL Get St String Entry:	Z, DISLIN HL DE BC HL DE A,D E NZ, FIND1	<pre>; only if the strings matched ; Get memory pointer back again ; and Swath ; and count ; Bump memory pointer ; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking</pre>
;; (;; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	POP POP POP DEC LD OR JR RET SUBTTL Get St String Entry:	HL DE BC HL DE A,D E NZ,FIND1	<pre>; Get memory pointer back again ; and Swath ; Bump memory pointer ; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking</pre>
;; () ;; () ;; ; ;; ; INSTR: 1	POP POP INC DEC LD OR JR RET SUBTTL Get St string Entry:	DE BC HL DE A,D E NZ,FIND1	; and Swath ; and count ; Bump memory pointer ; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking
;; (;; ; ; ;; ; ; ;; ; INSTR: 1	POP INC DEC LD OR JR RET SUBTTL Get St string Entry:	BC HL DE A,D E NZ,FIND1	; and count ; Bump memory pointer ; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking
;; (; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	DEC LD OR JR RET SUBTTL Get St string Entry:	DE A,D E NZ,FIND1	; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking
;; (; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	DEC LD OR JR RET SUBTTL Get St string Entry:	DE A,D E NZ,FIND1	; Drop Swath ; Did the Swath ; go to 0? ; No, keep looking
;; () ;;) ;;) INSTR: 1	LD OR JR RET SUBTTL Get St string Entry:	A,D E NZ,FIND1	<pre>; Did the Swath ; go to 0? ; No, keep looking</pre>
;; () ;; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	OR JR RET SUBTTL Get St string Entry:	E NZ,FINDI	; go to 0? ; No, keep looking
;; (;; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	RET SUBTTL Get St string Entry:		; No, keep looking
;; (;;) ;;) ;;) INSTR: 1	SUBTTL Get St string Entry:	*** String Input P	
;; ;; ;; INSTR:	Get St string Entry:	*** String Input P	, tes, all uone here
); ;; ;; INSTR:	string Entry:		Processing Routine ***
); ;; ;; INSTR:	string Entry:	sine of Buben from /	
;; ;; INSTR:	Entry:	ring of Bytes from (at DE in LINBUF wit	th count in reg B
INSTR:	Exit:	DE points to strin	
INSTR:		B contains count o	
1		DE points to strin	ig in LINBUF
1	PUSH	HL	; Save HL
	LD	B,0	; Initial count of 0
	LD	HL,LINBUF	; Point to binary result buffer
	CALL	NCMSCN (BATPNT), DE	; Skip spaces ; Save BATCH pointer for later
	OR	A	; Is it EOL?
	JR	2, INSTRD	; Yes, done
	CP	1,1	; Rest of line a comment?
	JR	Z, INSTRD	; Yes, done
	INC CP	DE MXCHR	; Bump past current character ; Is it multi-command?
	JR	NZ, INSTRC	; No, continue
	LD	(BATPNT), DE	; Yes, save BATCH pointer
	LD	(BATFLG),A	; Say BATCH active.
INSTRC:	JR	INSTRD	; Finish up here
	CP	C, A	; Save character in case delimiter ; Is it single quote?
	JR	Z, INSTRS	; Is it single quote? : Yes, process string
	CP		; Yes, process string ; Is it double quote?
	JR	Z, INSTRS	; Yes, process string
	DEC	DE	; Repoint to numeric arg
	PUSH	HL ARGH	; Save binary pointer ; Get argument
	LD	A,L	: Get result into A
	POP	HL	; Restore binary pointer
	JR	C, INSTRD	; If no argument, then error
	LD INC	(HL),A HL	; Save argument
	INC	B	; Bump binary pointer ; Bump count
	JR	INSTRI	; & go for more data
THORNO I			
INSTRS: 1	INC	A,(DE) DE	; Get the character ; Bump past it
	OR	A	; Is it EOL?
	JR	2, INSTRD	; Yes, done
	CP	C	; Is it the delimiter?
	JR LD	Z, INSTRI	; Yes, end of string ; Save the character
	INC	(HL),A HL	; Save the character ; Bump binary pointer
	INC	В	; Bump count
	JR	INSTRS	; Go for next character
INSTRD: 1		DE L'INDRE	. Daint to beginning of buffer
	POP	DE,LINBUF HL	; Point to beginning of buffer ; Restore HL
	RET		; & return
	CIID mmr	*** "/	· · · · · · · · · · · · · · · · · · ·
	SUBTTL	*** Display Memory	Command ***
;;]	Displa	y Memory Command	
;; 1	DM sta	rt S swath <cr></cr>	
		rt finish (CR)	contents of memory besterios
			contents of memory beginning (or from start through finish)
;;	If the	start is missing. 1	last DM address is assumed
;;	If the	swath is missing, 8	ast DM address is assumed 30H is assumed
;;	The le	tter M is optional	
	CP	'M'	; Is "D" followed by "M"?
DISPLY: (JR	NZ, DISPL1	: No, just "D"
	INC	DE DO	; Bump past "M"
			; Default swath is our bytes
DISPL1: 1		APG2D	; Get default data pointer ; Get (new) arguments
DISPL1: 1	LD		: Assume line length of 10H
DISPL1: 1	LD CALL	E,10H	
DISPL1: 1	LD CALL LD XOR	E,10H A	; Zap A to
DISPL1: 1	LD CALL LD XOR OR	E,10H A B	; Zap A to ; check if near the end
DISPL1: 1	LD CALL LD XOR OR JR	E,10H A B NZ,DISMM2	: NO. CODEIDUR
DISPL1: 1	LD CALL LD XOR OR JR LD	E,10H A B NZ,DISMM2 A.OFH	
DISPL1: 1	LD CALL LD XOR OR JR	E,10H A B NZ,DISMM2 A.OFH	; Is there less than 10H ; bytes to go?
DISPL1: 1	LD CALL LD XOR OR JR LD CP JR XOR	E,10H A BZ,DISMM2 A,0FH C,DISMM2 A	; Is there less than 10H ; bytes to go? ; No, still assume 10H ; Zap A to check
DISPL1: 1	LD CALL LD XOR OR JR LD CP JR	E,10H A B NZ,DISMM2 A,0FH C,DISMM2	; Is there less than 10H ; bytes to go? ; No, still assume 10H

; Save count to go ; Load line count ; Print the line ; Save data address ; Get count back ; Adjust the count DISMM2: PUSH B,E CALL DISL.TN LD POP LD (DISPNT), HL BC A, C E by subtracting the number of bytes SUB Č . A LD NC, DISMM3 JR B A,B C DEC just printed Did we DISMM3: ; Did we ; run out? ; No, not done yet ; Yes, return OR JR RET NZ, DISMM1 SUBTTL *** Display a line of memory up to 16 bytes *** Display up to 16 bytes of memory on the console Entry: B contains the length HL points to the data ;; ;; ;; ; Print address ; Save count ; Save data pointer ; O bytes printed ; Check if multiple ; of 4 bytes print a space ; Get data byte ; Print i space ; Get data pointer ; Bump data pointer ; Bump data pointer ; Go until all has been dumped ; Move out to column 58 ; Get data pointer back ; & count, too ; Get character ; Bump pointer ; Print the character ; A go until this line done ; then goto next line & return ; Mask off ⁷7 DISLIN: CALL PUSH HEXWO BC PUSH LD LD AND HL C,0 A,11B C DISLN1: Z,SPACE CALL A, (HL) HEXBO LD CALL INC INC HL C DISLN1 DJNZ DISLN2: LD CALL POP B,58 PRITAB HL BC POP A,(HL) HL DISLN3: LD INC DISLN4 DISLN3 CALL CRLF JP ; Mask off '7
; Is it ?
; Yes, non-graphic print
; Is it graphic?
; Yes, go print it
; Get a '.' instead of whatever
; & go print it - - 7 DISLNA . AND DEL Z,DISLN5 CP JR CP NC, OUTCHR JP DISLN5: LD JP A,'.' OUTCHR SUBTTL *** Miscellaneous Other Commands *** Execute command string in memory at addr $\langle R \rangle$ This command starts up a BATCH job as a sequence of commands to be executed ;;; ;; ARG10 Get the string address Save it for BATCH processing Say that BATCH is active CALL BATCH : BATCH1: LD LD (BATPNT), HL A, -1 (BATFLG), A * * * * RET ; Return Examine input port E port <CR> The contents of the input port are displayed on the console ;; ;; ;; ; Get argument where to look ; Load into C ; & get the data ; Print it ; New line & return ARGIQ EXAMIN: CALL C, L A, (C) HEXOUT CRLF LD CALL JP Output data to a port O data port <CR> The data specified is sent to the port specified ;; ;; ; Get data byte CALL ARGH OUTPUT: ARGH HL ARG1Q C,L HL (C),L Get data byte Save it on the stack Get port # Load into C Get data byte back Send it PUSH CALL LD POP OUT RET ; & return Zap memory with a byte constant Z start S swath byte <CR> Z start finish byte <CR> This command Zaps the memory specified from start for swath bytes (or from start through finish) with the specified byte ;; ;;

\$

...

ZAP:	CALL LD LD DEC LD OR RET INC LDIR RET FORM	ARG3Q (HL),E D,H E,L BC A,B C Z DE	* * * * * * * * * *	Get addresses and data byte Save the data byte in memory Copy start address from HL to DE Adjust Swath for first byte Was "S1" specified? Yes, already done Bump destination to next byte ZAP! All done, return
;; ;; ;;	G addr	Control Transfer; "Go" (<cr> mmand jumps to location ;</cr>		
GOTO:	CALL	ARGIQ (HL)		Get the address Go to HL
;; ;; ;; ;;	N <cr> N numbe This co</cr>	lls to the Console r <cr> mmand issues number of < current console (default</cr>	NUI	.> characters umber is 16)
NULLS: NULLS1:	LD CALL LD XOR CALL DJNZ RET	HL,16 ARGID B,L A TTYOUT NULLS1	*****	Default # is 16 nulls Get the number Save count in B Get a <nul> Send the null Go until all sent then return</nul>
;; ;; ;; ;;	R start R start This co	nary Data from the conso S swath <cr> finish <cr> mmand reads binary data e into the IOP memory as</cr></cr>	fro	om the current
READ: READ1:	CALL CALL LD CPI RET JR	ARG2Q TTYIN (HL),A NV READ1	* * * * *	Get start & swath Get a byte Save it in memory Bump pointer & check count Done, return Keep reading
;; ;; ;; ;;	W start W start This co	inary Data from memory t S swath <cr> finish <cr> mmand writes binary data specified to the curren</cr></cr>	f	rom the IOP
WRITE: WRITE1:	CALL LD CALL CPI RET JR	ARG2Q A, (HL) TTYOUT NV WRITE1	*****	Get start & swath Get a byte from memory Send it Bump pointer & check count Done, return Keep writing
	SUBTTL	*** User Operation Proc	es	sing ***
;;; ;;; ;;; ;;;	operati code. convert the fun	Control is transferred h ed to a routine address. ction code, then the use ed. If an invalid funct	er	, where n is the function e and the function code is The PC is adjusted around is sent to the routine they n is requested, the job is
JSYSX:	EX PUSH LD PUSH CP JP POP POP INC EX	(SP),HL AF (JSYSOP),A HL JSYSJN NC,CRASH HL AF HL (SP),HL	********	Get PC, save HL Save current AF Get operation code Save it for later Save PC on stack incase invalid Are we out of range? Yes, assume we crashed Get PC back Get original AF back Bump past operation code Restore PC & HL
;;	The fur All reg	action code has been save disters at this point are	ed b	and its range has been checked ack to normal (temporarily)
	PUSH PUSH LD ADD CALL POP CALL EX RET	HL AF A, (JSYSOP) A HL,JSYSJP ADDH AF LOADHH (SP),HL	*******	Save HL Save AF again Get the operation code *2 for jump table Point to jump table Point to actual entry Get AF back Get routine address Save it on stack, get HL back Go to the routine

```
SUBTTL *** General Purpose Subroutines ***
        ;;
                             Add A to the contents of HL HL=HL+A
      ADDH :
                                                 L
L,A
NC
                            ADD
                                                                                                                   ; Add L
; Resave it
; Return if no overflow
; Adjust H
                            LD
RET
INC
                                                 H
                            RET
                                                                                                                   ; & return
                           Convert the ASCII decimal string
at DE to a binary value in HL
Entry: DE points to string
Exit: HL contains value
A contains break character
      ;;;;;;;
                                                                                                               ; Skip spaces
; Start with 0
; Get a character
; Is it numeric?
; No, return
; Bump character pointer
; Convert to binary
; Save BC
; Make copy of
; HL intc BC
; *2
; *4
; *5
; *10
; Restore BC
                                                NTSSCN
HL,0
A,(DE)
NUMER
     DECIN:
                          CALL
                           LD
     DECINL: LD
                           CALL
RET
INC
                                                C
DE
BC
B,H
C,L
                           SUB
                          PUSH
LD
LD
ADD
                                               HL, HL
HL, HL
HL, BC
HL, HL
BC
                           ADD
                           ADD
                         ADD
POP
CALL
JR
                                                                                                                    Restore BC
Add in new digit
and go for next
                                               ADDH
                         Check if End Of Line, error if not
This routine is also BATCH continuation processor
    ;;
    EOLCHK: PUSH
CALL
                                               AF
                                                                                                                  ; Save AF
; Check for non-space
; Save pointer for BATCH
; Is it the end?
y Yes, restore AF & return
; Is it a comment?
y Yes, restore AF & return
; Is it multi-command?
; No, error
y Yes, bump past it
; Save new batch pointer
; Save AF back
say BATCH job active
Get AF back
is return
                                                                                                                    Save AF
                                                                                                                 ;
                                               NTSSCN
(BATPNT), DE
                        LD
OR
JR
CP
JR
                                               A
Z,EOLCK1
                                              Z, EOLCK1
MXCHR
                        SUB
JP
INC
                                               NZ, CMDERR
                                              DE
                        LD
LD
CPL
LD
                                              (BATPNT), DE
(BATERR), A
                                               (BATFLG),A
   EOLCK1: POP
                                              AP
                                                                                                               ;
                        RET
                                                                                                               ; & return
                        FORM
                       Convert ASCII HEX value in A to binary
Entry: A contains character
Exit: A contains binary value
  ;;
  ;;
  ;;
  HBCNV:
                                                                                                              ; Convert to binary
; Was it "A-P"?
; No, return
; Convert for 10-15
                        SUB
                                              '0'
                        CP
                                             10
                                             C
7
                       SUB
                                                                                                              ; & return
                      Verify if character in A is valid ASCII HEX
Entry: A contains character
Exit: A contains character adjusted for UPPERCASE
Carry flag reset if OK, else
Carry flag set if not OK
 ;;
 ; Check if numeric
; Yes, return
; Convert to uppercase if alpha
; Is it "A"?
; Yes, return
; Is it > F"?
; (Adjust flag)
; Who knows?
HEX:
                                           NUMER
NC
LCUC
'A'
                      CALL
                       RET
                     CALL
CP
RET
CP
                                           C
'F'+1
                     CCF
RET
FORM
::
                     Print a space, then print binary value in A to console as HEX
;;
                     Entry: A contains value
Register A gets destroyed
;;
HEXBO:
                     PUSH
                                          AF
SPACE
                                                                                                            ; Save HEX value
; Print the space
; Get HEX value back
; & print it
                     CALL
                                          AF
HEXOUT
                     JR
                   Convert the ASCII HEX string
at DE to a binary value in HL
Entry: DE points to string
Exit: HL contains value
A contains break character
;;
;;
```

..

1

Sendo GPIB Instruction Manual

•.

HEXIN: CALL NTSSCN ; Skip spaces ; Start with 0 ; Get a character ; Valid HEX? HL,0 A,(DE) HEX C HEXINL: LD CALL LD ; Valid HEX? ; No, return ; Bump ASCII pointer ; Convert character to binary ; Make room for new digit ; by shifting 4 bits ; which is like ; multiplying by 10H ; Combine new digit ; & resave it ; Go for next digit RET DE CALL HBCNV HL, HL ADD HL, HL HL, HL HL, HL ADD ADD L,A LD JR HEXINL FORM Print 2 byte binary value in HL as HEX Entry: HL contains value Register A gets destroyed ;; ;; ;; ; Get high byte ; Print it ; Get low byte A,H HEXOUT HEXWO: LD CALL LD A,L ; & drop to printing it Print binary value in A to console as HEX Entry: A contains value Register A gets destroyed ;; ;; ; Save byte for later ; Get ; left ; side HEXOUT: PUSH AF RRCA RRCA ; slub ; nybble ; Print it ; Get byte back ; Mask off for right nybble ; Convert to ASCII ; Is it "A-F"? No co print it RRCA HEXOU1 CALL AF 1111B '0' '9'+1 POP AND ADD CP JP HEXOU1: No, go print it Convert to "A-F & print it C, OUTCHR ADD OUTCHR If character in A is lowercase ASCII, then convert to UPPERCASE ASCII ;; 'A'+40Q C 'Z'+41Q ; Is it <"a"?
; Yes, return
; Is it >"z"?
; Yes, no conversion
; Convert to uppercase
; & return CP RET CP RET LCUC: NC SUB 400 Load HL with that pointed to by HL HL=(HL);; AF A,(HL) HL H,(HL) L,A AF ; Save AF ; Get low byte ; Bump pointer ; Get high byte ; Shuffle low byte ; Restore AF ; & return LOADHH: PUSH LD INC LD LD POP FORM Skip past TABs & spaces & only 1 comma Entry: DE points to string Exit: DE points past TABs, spaces & comma CALL CP RET INC ; Skip TABs and spaces ; Do we have a comma? ; No, return NCMSCN: NTSSCN NZ ; Point past comma ; Drop to look for next non-space DE Skip past TABs & spaces Do while (DE)=[" "[TAB]: DE=DE+1; Loop Entry: DE points to string Exit: DE points past TABs & spaces ;; ;; ;; A, (DE) ; Get a character ; Is it a space? ; Yes, skip it ; Is it a <TAB?? ; No, return ; Bump pointer : & keep looking NTSSCN: LD CP Z,NTSSC1 TAB JR CP RET INC JR NZ DE NTSSC1: NTSSCN ; & keep looking Verify if character in A is valid ASCII numeric Entry: A contains character Exit: A contains character Carry flag reset if OK, else Carry flag set if not OK

cromemco dris viscinciou manual

; Is it <"0"?
; Yes, return
; Is it >"9"?
; (Adjust flag)
; Who knows? NUMER : CP RET 101 C '9'+1 CP CCF RET Move print head over to column specified in reg B Entry: B contains column number ;; PRITAB: PUSH PRITB1: LD CP ; Save AF ; Get current position ; Are we where we want to go? ; Yes, return ; No, move over a column ; Keep moving until done AF A, (TTYPHP) B NC, PPRET JP CALL NC, PPRET SPACE PRITB1 JR Clear a block of memory at HL for length in A Do while A: (HL)=0; HL=HL+1; A=A-1; Loop ;; LD (HL),0 ; Load a 0 into memory INC HL ; Bump pointer DEC A ; Check count JR NZ,ZERO ; & go until done RET ; then return SUBTTL *** Numeric Argument Processing Routines *** ZERO: Entry: DE points to argument processing Routines Entry: DE points to argument string, leading spaces & tabs are ignored Certain defaults MAY be allowed in BC and HL, depending on routine called Exit: DE points just past argument string, except in the case of ARG30, then DE contains argument 3 BC contains Swath, if required (argument 2 minus argument 1) HL contains argument 1 A has the character breaking the string for ARGx and ARGxD carry flag SET indicates no argument given ;; ARGxx Get argument(s) xxxlx HL=arg xxx2x HL=arg1, BC=arg2-arg1 xxx2x HL=arg1, BC=Swath xxx30 HL=arg1, BC=arg2-arg1, DE=arg3 xxx30 HL=arg1, BC=Swath, DE=arg3 xxx30 IL=arg1, BC=Swath xxx40 If no arg then error xxx40 If no EOL then error ;; ;; ;; :: ;; :: ;; Get 1 argument, defaults not allowed ARG1D ; Get number NC ; Number given, return CMDERR ; None given, error ARGIQ: CALL ARGCMC: RET ARGCME: JP ;; Get 1 argument, defaults allowed ARGH ; Get (maybe) argument EOLCHK ; & go check for EOL ARGID: CALL ARGEOL: JP ;; Get 2 arguments, defaults not allowed ; Get 2 arguments ; Check if any given ARG2D ARGCMC ARG2Q: CALL JR Get 2 arguments, defaults allowed ;; ARG2D: ARG2 CALL ; Get 2 arguments ; & go check EOL JR ARGEOL FORM Get 3 arguments, 1st argument default allowed, Swath & 3rd argument defaults not allowed " ; Get first 2 arguments ; Error if none given ; Save 1st argument ; Get 3rd argument ; Check for EOL ; Move 3rd argument into place ; Restore 1st argument ; Go check if all args given ARG30: CALL ARG2 C, ARGCME HL ARGH JR PUSH CALL CALL EOLCHK EX DE, HL POP HL ARGCMC JR Get 2 arguments, defaults allowed, EOL not checked for ;; ARG2: CALL ARGH ; Get 1st argument ; Drop through to get Swath Get Swath operator, default allowed Entry: DE points to string HL contains argument 1 Exit: BC contains Swath (argument 2 minus argument 1) DE points just past string HL contains argument 1 ;;

ARGS:	CALL	NCMSCN LCUC	; Skip to argument ; Check for lowercase		
	CP	'S'	; Is it a true Swath?		
	PUSH JR	HL NZ,ARGS1	; (Save argument 1)		
	INC	DE	; No, generate it artificiall ; Bump past "S"	2	
	CALL JR	ARGH C, ARGCME	; Get the Swath ; Hey! No fair, "S" with no n	umber	
	LD	B,H	; Move Swath	unber	
ARGSR :	LD POP	C,L HL	; from HL to BC ; Restore argument 1		
	RET		; & return		
ARGS1:	CALL JR	ARGH C, ARGSR	; Get argument 2 ; None, use default		
	POP	BC	; Get a copy of ; argument 1 into BC		
	PUSH OR	BC A	; argument 1 into BC ; Generate Swath by subtracti	na	
	SBC	HL,BC	; argument 1 from argument 2		
	INC LD	HL B,H	; Adjust Swath for the end po ; Move Swath	ints	
	LD	C,L	; into BC		
	POP	HL A, (DE)	; Restore argument 1 ; Get breaking character		
	OR	A	; Say we got the Swath		
	RET FORM		; & return		
			sasaga selara		
;;		Argument Radix Conversi Argument Processing Rou			
"	Entry:	DE points to string			
;;	Exit:	HL contains default DE points just past str	ring		
!!		HL contains value (or of A contains break charac	default if none given)		
"		A contains break charac	ster		
ARGH :	CALL PUSH	NCMSCN DE	; Look for non-space		
	PUSH	HL	; Save the pointer ; Save any default		
	CALL	HEXIN	; Check for breaker ; Is it decimal point?		
	POP	HL	; Restore default		
	POP	DE A,(DE)	; & pointer ; Get first character		
	JR	Z,ARGH1	; Yes, it was decimal point		
	CALL RET	HEX	; Check if valid HEX ; No, return with default		
	CALL	HEXIN	; Get new value		
	CP JR	'H' Z,ARGH2	; Is it terminated by "H"? ; Yes, skip over the "H"		
	OR	A	; Reset cy flag		
ARGH1:	CALL	NUMER	; & return ; Is first character numeric?		
	RET CALL	C DECIN	; No, return with default		
ARGH2:	INC	DE	; Get new decimal value ; Bump past "."		
	LD OR	A, (DE) A	; Get new breaker		
	RET	A	; Reset cy flag ; & return		
	SUBTTL	*** Advanced Console I	1 C Poutines ***		
::	INput a Entry:	buffered LINE of charac DE points to line buffe			
;;		A contains maximum leng	gth		
**	Exit:	DE points to line buffe A contains actual enter	er red length		
;;		Line is terminated with			
INLINE	: PUSH	BC	; Save BC		
	PUSH	HL	; & HL also		
INLING	LD : LD	C,A B,0	; Save maximum length ; Initial length of 0		
	LD LD	H,D L,E	; Point HL to ; line buffer		
INLINL	: CALL	TTYGET	; Get a character		
	JR CP	2, INLINL CTLE	; If <nul>, then ignore it ; Is it Control-E?</nul>		
	CALL	2 CRLF	. If so, an to new line		
	JR CP	Z, INLINL CR	; then ignore it ; Is it <cr>?</cr>		
	JR	Z, INLINB	; Yes, end of line		
	CP JR	BS Z, INLIN1	; Is it backspace? ; Yes, delete a character		
	CP	DEL	; Is it ?		
INLINI	JR : XOR	NZ, INLIN2 A	; No, check something else ; Zap A		
	OR	B	; To check buffer length		
	JR DEC	Z, INLINL HL	; Empty, nothing to delete ; Drop pointer		
	DEC	B			
	CALL LD	BACKSP A, (HL)	; Blank out character ; Get what character that was		
	CP		: Was it a control character?	Ca Ind	
	CALL JR	C, BACKSP INLINL	; Yes, blank out the "^" ; Go get another character		
			a pasachas sursavoo fu		

INLIN2: PUSH ; Save character AF OUTECH ; Save character ; Print it ; Restore it ; Is it ^C? ; Yes, abort the job ; Is it ^Z? ; Go to next line if so ; Yes, go back to command level ; Is it ^U? ; Go to next line if so ; Yes, scrap this line & get another ; Save the character ; Save the character ; Save the character ; & count ; Get maximum length ; Are we there yet? ; No, go for another character ; Zap final byte ; Get final length ; Get HL back ; and BC also ; Set length flags ; Go to next line & return Print it CALL POP CP JR AF CTLC Z, INL IN3 CTLZ Z, CRLF INLIN3: CALL Z, REENTC CTLU Z, CRLF Z, INLING JP CP JR LD (HL),A INC B A,C LD CP B NZ, INL INL JR INLINB: LD (HL),0 A,B HL BC POP OR A : Go to next line & return ;; Print a <CR><LF> sequence CRLF: CALL OUTSTI ; Print the following ; <CR> will also make <LF> DM CR RET ; Return Print a "<BS><SPACE><BS>" sequence ;; BACKSP: CALL OUTSTI ; Use a short cut ; "<BS> <BS>" DM \B \B' ; Done Echo character from input routine Entry: A contains the character Exit: A gets destroyed ;; ;; Check if graphic character Yes, go print it Check if <CR> Yes, go print it Save character Geiat it OUTECH: CP JR CP 1.1 NC, OUTCHR CR Z, OUTCHR JR PUSH LD CALL AF A, ''' OUTCHR ; Get ; Print it ; Get character back ; Convert to graphic ; Print it & return POP AF 'A'-1 OUTCHR JR Get a Exit: processed (echoed) character A contains the character ;; INCHR: CALL TTYGET ; Get a character ; Is it ? ; Yes, don't echo it ; Is it printable? CP DEL CP CP JR Ζ. NC, OUTCHR ; Yes, print it ; Is it <CR>? CP CR Z, OUTCHR ; Yes, print it ; No, return JR RET FORM Print a space :: A,' ' SPACE: LD ; Load the space ; & drop to OUTCHR Output a processed character via TTYOUT & check for characters typed. Also adjust console position & check for BATCH errors Entry: A contains character All registers preserved unless output is aborted ;; ;; ;; ;; ; Save character & flags ; Mask off parity OUTCHR: PUSH AF ; Save character s image ; Mask off parity ; Save HL ; Point to cursor position ; Is the character (BEL)? ; No, check what else ; Get the console position ; Is it 0? ; No, this is just another ding ; Yes, this means an error ; Set error flag ; Reload the (BEL) ; Is it (BE)? ; No, check for (TAB) ; Back up cursor pointer ; Go print the (BE) ; Is it (TAB)? ; No, check for graphic AND PUSH LD CP HL HL, TTYPHP BEL NZ, OUTCHO JR LD A, (HL) OR JR CPL NZ, OUTCHQ (BATERR),A OUTCHO: LD A,BEL BS OUTCHO: CP BS NZ,OUTCH1 TR (HL) OUTCHG DEC JR OUTCH1: CP TAB NZ, OUTCH3 TR

....

OUTCH2:	CALL	SPACE	; Print a space
	LD	A,111B	; Load mask for <tab> position</tab>
	AND	(HL)	; Are we there yet?
	JR JR	NZ, OUTCH2 OUTCHC	; No, keep printing ; Yes, return
OUTCH3:		DEL	; Is it ?
001005.	JR	Z, OUTCHG	; Yes, just print it
	CP	1 1	; Yes, just print it ; Is it graphic?
	JR	C, OUTCHG	; No, just print it
	INC	(HL)	; Yes, Bump cursor pointer
OUTCHG:		TTYOUT	; Print the character
	CP	CR NZ, OUTCHC	; Is it <cr>? ; No, check if can be aborted</cr>
	LD	(HL),0	; Yes, say cursor position at 0
	LD	A, LF	; Load a <lf></lf>
	CALL	OUTCHR	; Echo it also
OUTCHC:		HL	; Restore HL
	CP JR	LF NZ DDDDD	We restart should be a should be
	CALL	NZ, PPRET TTSCAN	; No, restore character & return ; Is anything waiting for us?
	JR	Z, PPRET	; No, return
	CALL	TTYGTI	; Get what it was
	CP	CTLS	; Is it pause?
	CALL	Z, TTYGT1	; Yes, wait for something
	CP	CTLC	; Control-C?
	JP	Z, INLIN2	; Yes, echo it & go back to command
	CP JP	CTLZ Z INLIN2	; Control-Z?
	CP	Z, INLIN2 ESC	<pre>; Yes, echo it & go back to command ; Is it <esc> to abort?</esc></pre>
	JP	Z, REENTQ	; Yes, go back to command level
	CP	ALT	; Check for <alt></alt>
	JP	Z, REENTQ	; Yes, go back to command level
	CP	1.1	; Is it printable?
	JR	C, PPRET	; No, don't save it
	LD	(CHRBUF),A	; Yes, save it for later ; Restore character
PPRET:	POP RET	AF	; & return
			, a recarn
;;	Print s	string pointed to by HL	
;;	String	terminates on either O	or 7
;;	Entry:	HL points to string	
OUTSTR:	DILCU	AF	Cours 12
OUTST1:		Ar A, (HL)	; Save AF ; Get a character
	INC	HL	; Bump pointer
	OR	A	; Is it he end?
	JR	Z, OUTST2	; Yes, return
	CALL	OUTCHR	; Print the character ; If ~~7 then go print more
	JP	P, OUTST1	; If ~~7 then go print more
OUTST2:	RET	AF	; Restore AF
			,
;;	Print s	string immediately foll terminates on either 0	owing CALL
;;			
;;	Entry:	string is immediately	after CALL
OUTSTI:	FY	(SP),HL	. Cot string pointer (PC)
001311;	CALL	OUTSTR	; Get string pointer (PC) , ; Print the string ,
	EX	(SP),HL	; Save PC back on stack
	RET		; & return
	FORM		
	Cat -	ingle (advance) at	
	Get a s Exit:	A contains the charac	
TTYGET:	PUSH	HL	; Save HL
	LD	HL, CHRBUF	; Point to character buffer
	LD	A, (HL)	; Get whatever
	LD	(HL),0	; Zap the buffer
	POP	HL	; Restore HL
	OR RET	A NZ	; Was there anything?
TTYGT1:		TTYIN	; Yes, return ; Get a byte
	AND		; Mask off parity
	RET		; & return
	a 1		
;;		f advance character re	ady
	Exit:	A contains 0 if none,	Z flag is set
;;		A contains -1 if any,	a riag is reset
;;		(CUDBUB)	; Get whatever in character buffer
;;;;;;	L.D.		; Was there anything?
;;;;;;	LD OR	A, (CHRBUF) A	, has chere any chilling?
;;;;;;	OR	A A A,-1	; Get all ones incase so
;;	OR	A	; Get all ones incase so : Yes, return
;;	OR	A A,-1	; Get all ones incase so
;;	OR LD RET	A A,-1 NZ	; Get all ones incase so ; Yes, return ; No, check if hardware ready
;;;;;;	OR	A A,-1	; Get all ones incase so ; Yes, return ; No, check if hardware ready
;;	OR LD RET SUBTTL	A A,-1 NZ	; Get all ones incase so ; Yes, return ; No, check if hardware ready ! I/O Routines ***

;; Check if byte ready from current console ;; Exit: A contains 0 if none, Z flag is set ;; A contains -1 if any, Z flag is reset

; Get status ; Check if anything there ; Nothing, return ; Load all ones A, HPORT HRDA TTSCAN: IN AND RET Z A. -1 LD RET ; & return Get a byte from current console Exit: A contains the byte ;; CALL JR IN RET TTSCAN Z,TTYIN A,HPORT+1 ; Check if anything there ; No, keep waiting TTYIN: ; & return Output a byte to current console Entry: A contains the byte All registers preserved except F ;; ;; ;; TTYIO: CALL TTYOUT: PUSH TTYOU1: IN AND TTYIN ; Save the character ; Get the status ; Is it ready yet? ; No, wait for ready ; Get character back ; Send the character ; then return A, HPORT HTBE Z, TTYOU1 JR POP AF HPORT+1.A OUT RET : . CONGEN: EQU FORM \$-1 : ;; Command Routine Jump Table •. CMDJMP: DW BATCH DW DW DW DW DW CMDERR CMDERR DISPLY EXAMIN CMDERR GOTO CMDERR CMDERR CMDERR CMDERR CMDERR MOVE NULLS OUTPUT ; O - Output to Port ; P - Error ; O - Query Memory. ; R - Read Binary Data ; S - Set Memory ; T - Error ; U - Error ; V - Verify Memory ; W - Write Binary Data ; X - Error ; Y - Error ; Z - Zap Memory CMDERR FIND READ SETMEM CMDERR CMDERR VERIFY WRITE DW DW DW CMDERR CMDERR SUBTTL *** JSYS Entry Jump Table *** JSYS Entry Jump Table This table is used for user entry processing; Each of the addresses listed below corresponds to a user function. ;; ;; ; Re-enter the monitor ; Input a pure byte ; Check for pure byte ready ; Output a pure byte ; Input a buffered line ; Input a processed character ; Check for character ready ; Output a string ; Output a string ; Output a cR><LF> sequence ; Get console hardware info ; Set up a batch job ; Convert a single argument ; Convert a single argument ; Convert two arguments ; Display number in HEX ; Total # of functions JSYSJP: DW REENTE DW DW DW TTYIN TTYOUT DW DW INLINE INCHR DW DW DW DW SCNCHR OUTSTR OUTSTI DW DW DW DW CRLF CONGEN BATCH1 ARGH DW ARG2 DW HEXOUT JSYSJN EQU [\$-JSYSJP]/2 SUBTTL *** Constants & Lookup Tables *** ORG OFFOOH ; Variables at the top page of RAM VARBS Ş EQU ; Reference for beginning of variables BREAK: DS 3 ; DEBUG break transfer (JP nn) JSYSOP: DS 1 ; Current JSYS operation code 22 ; Last DM command address ; Last SM command address DISPNT: DS SETPNT: DS

Cromemoo CPIB Instruction Manual

CONNUM:	DS	1	;	Current console #	
			;	If minus then Host else	
			;	if 040H then CSP else	
			;	is Quadart channel number	
TTYPHP:	DS	1	;	Console print position	
CHRBUF:	DS	1	;	Advance console character buffer	
CONTMP:	DS	1	;	Temporary storage for console #	
XCTADR:	DS	2	;	Return execution address	
	-	S		Reference for batch data block	
BATDAT	EQU	\$ 1	4	Indicates batch job in progress	
BATFLG:		1	'	Indicates error occurred	
BATERR: BATPNT:		2	-	Batch command line pointer	
DAIFNI:	00	-			
	DS	1	;	File operations abort inhibit flag	
LINLEN	EOU	72	;	Console input line length	
LINBUF:	DS	LINLEN+1	;	Console input line buffer	
STACK	EQU	OFFEOH	;	Where to load Stack Pointer	
xxxxxx	EQU	STACK	;	User available free space	
	SUBTTL	*** Equates ***			
,,	T/O Por	t Equates			
<i>''</i>	.,				
HPORT	EQU	00H		Ports	
HRDA	EQU	^6	;	Host Receive Data Available	
HTBE	EQU	~7	;	Host Transmitter Buffer Empty	
			;	LsB/MsB 11	
			;		
			;	Binary 0	
	FORM				
;;	ASCII E	Equates			
omr o	POU	003		Control-C for job abort	
CTLC	EQU	005		Control-E for physical (CR)(LF)	
CTLE	EQU		1	Bell	
BEL	EQU	007		Backspace	
BS	EQU	008	1	Horizontal Tab	
TAB	EQU	009	1	Line Feed	
LF	EQU	010	1		
CR	EQU	013	1	Carriage Return Control-S for pause	
CTLS	EQU	019	1	Control-U for delete line	
CTLU	EQU	021	1	Control-Z for job abort	
CTLZ	EQU	026			
ESC	EQU	027		: Escape : Multiple command terminator	
MXCHR	EQU	'//''			
ALT	EQU	125	1	, it can but	
DEL	EQU	127		; Delete character	

END START

GPIB Down Loader *** Setting Things Up & Doing The Transfer *** GPIBLD TITLE SUBTTL NAME 10-Nov-80 12:00 ; VERNUM RLSNUM 01 08 EQU EQU ; Version #
; Release # ORG JP 1008 ; Start at standard TPA ; Skip the following START ; GPIB Control Port ; CROMIX version ID code ; Actual version number IPORT: DB DW 080H 0 EDEDH DB RLSNUM, VERNUM Main signon message DB 'GPIB Down Loader - version ' DB VERNUM/10+'0',VERNUM%10+'0',',' DB RLSNUM/10+'0',RLSNUM%10+'0','\R\NS' SIGNON: Set up stack & print signon LD HL,(ENTRY+1) LD SP,HL LD DE,SIGNON ; Point to highest user RAM ; User it for stack ; Point to signon message ; CDOS: Print a String ; Print the signon message START: C, CFNSTR ENTRY T.D CALL Set up variables in case restarted ; BC, KCMDSL DE, CMDS HL, KCMDS ; Copy constant command ; string into variables ; incase of restart ; Copy made LD T.D LD LDIR Get & set disk specs LD C,CFNGDX CALL ENTRY ; ; CDOS: Get current disk ; Fetch ; Save it for the return trip ; Point to specified disk ; Get it for later ; Right now zap it out ; Was there one given? ; CDOS: Set new disk ; Yes, go set it up LD (CURDSK),A HL, TFCB E, (HL) LD DEC (HL),0 C,CFNSDX P,ENTRY LD CALL Misc. initialization CALL INIT ; ; Grab the GPIB's attention ; Set up the load address CALL ADRSET Look for & set up the file LD A, (TFCB+1) CP '?' FILE1: ; Get 1st character of filename ; Is it wild? ; Load error message just in case ; Yes, print message & abort ; CDOS: Lookup a file ; Point to FCB LD DE, ILWERM LD JP LD LD Z, EXITP C, CFNLKU DE, TFCB ; Coost bookdp a file ; Point to FCB ; Go get it ; Is it there? ; Yes, continue ; Get lst character of extension ; Is there one? ; Error message just in case ; Yes, no retries allowed ; Default extension 3 characters ; Point to where extension goes ; Point to constant extension ; Go try to get the file again ; Get the \$ of records ; Are there any? ; Error message incase empty ; No, print message & abort CALL ENTRY A NZ,FILE2 A,(TFCB+9) ''+1 ENFERM JR LD CP DE, FNFERM NC, EXITP LD JR LD LD LD LDIR BC,3 DE,TFCB+9 HL,KEXT FILEL JR LD FILE2: A, (TFCB+15) A DE, EMPERM Z, EXITP OR LD JR FORM Transfer the disk file to the GPIB LD C,CFNRD ; CDOS: Read a record LD DE,TTCB ; Point to FCB CALL ENTRY ; Get the record OR A ; End of file? LOOP : End of file? Yes, stop Get the load address Save it for later Check if running into system memory Get load address back Load error message & stop Point to command string Get high load address Convert the byte to ASCII NZ, EXIT JR LD HL, (LDADDR) PUSH HL HL DE,OFFOOH HL,DE LD SBC POP HL DE,FTLERM : LD JR NC, EXITP DE, CMDS1 A, H HEXASC LD LD CALL LD ; Get high load address ; Convert the byte to ASCII ; Get low load address ; Convert to ASCII ; Point to next block Hond ; to be loaded ; Save it for next time ; Get command string length ; Point to command string A.L HEXASC CALL HEXASC DE,80H HL,DE (LDADDR),HL B,KCMDSL HL,CMDS L.D ADD LD LD

			Auto and a second second second
LOOP1:	LD INC	A,(HL) HL	; Get a character ; Bump pointer
	CALL	SEND	; Send the character
	CALL	BUCKET LOOP1	; Catch any echo
	DJNZ LD	HL, TBUF	; Go until all string sent ; Point to data buffer
LOOP2:	LD	A,(HL)	; Get a byte
	CALL	SEND	; Send it to the GPIB ; Bump pointer
	INC JR	L NZ,LOOP2	; Bump pointer ; Go until end of buffer
	CALL	BUCKET	; Catch prompt echo
	JR	LOOP	; Go get next record
	SUBTTL	*** Special Subroutines	
		and an allower from more	the stands wells of the
; ADRSET:	LD	set up address from TFCE DE, TFCB2+1	32 ; Point to TFCB #2 ASCII
	LD	HL, DEFLDA	; Default load address
	CALL LD	HEXIN (LDADDR), HL	; Go get the address ; Save it for later
	CP	' '+1	; Broke with a space?
NDDCM1 -	RET	C DE TI AEDM	; Yes, return ; Bad address argument
ADRST1:	מח	DE, ILAERM	; Bad address argument ; Drop through to print message
		and the second second second	and a second second
; EXITP:	Exit ro LD	C, CFNSTR	; CDOS: Print a String
untit.	CALL	ENTRY	; Print the whatever
EXIT:	LD	A, (CURDSK) C,CFNSDX	; Get command disk ; CDOS: Set Disk
	LD LD	E, A	; CDOS: Set Disk ; Save disk in E
	CALL	ENTRY	; Set it up in CDOS
	JP	ABORT	; Stop the job
,	Initial	ize communications with	the GPIB
INIT:	LD	A, (IPORT)	; Get the GPIB address
	LD IN	C,A A,(C)	; Save it in C ; Make sure at least 1 bit is 0
	IN	A, (C)	; Get GPIB status
	CP LD	-1 DE, NQSERM	; Is there an GPIB there? ; Load message just in case
	JR	Z, EXITP	; No GPIB, error
INIT1:	LD	B,24 A,CR	; Attention retry count ; Send a <cr></cr>
INITI:	CALL	SEND	; Send a <cr> ; to initialize</cr>
	XOR	Α	; Delay a full byte
INIT2:	DEC JR	A NZ, INIT2	; to allow the GPIB ; to respond
	IN	A, (C)	: Get the GPIB status
	AND JR	RDA Z, INITC	; Check if anything ready ; No, Try again
	INC	C	; Point to GPIB data port
	IN	A, (C)	; Get whatever
	DEC	~~7	; Point to status port again ; Mask off parity
	CP	CR	; Is it a <cr>? ·</cr>
INITC:	JR DJNZ	Z,BUCKET INITI	; Yes, we got it, ignore the rest ; Drop retry count & try again
	LD	DE, ITOERM	; Error, GPIB not responding
	JR	EXITP	; Print error & stop job
;	Send a	byte to the GPIB	
SEND:	PUSH	BC	; Save BC (use B for timeout)
	PUSH	AF B,0	; Save byte ; Timeout of 256 retries
	LD	A, (IPORT)	; Get GPIB status port
SEND1:	LD IN	C,A A,(C)	; Save it in C ; Get the GPIB status
SPUDI:	AND	TBE	; Is it ready for a byte?
	JR	NZ, SEND2	; Yes, send it & return
	DJ NZ LD	SEND1 DE, ITOERM	; No, check timeout count ; Oops, GPIB crashed
	JR	EXITP	; Print error message & abort
SEND2:	POP	AF C	; Get byte back ; Point to data port
	OUT	(C),A	; Send the byte
	POP	BC	; Restore BC ; & return
	RET		
;	GPIB by	te bucket	
BUCKET:	LD LD	A, (IPORT)	; Get the GPIB status port ; Save it in C
	LD	A,200	; Delay 200 loops
BUCKE1:		A NZ BUCKEL	; to allow the GPIB
	JR IN	A, (C)	; Get the GPIB status
	AND	RDA	; Is anything there?
	RET	c	<pre>; Get the GPIB status port ; Save it in C ; Delay 200 loops ; to allow the GPIB ; to obunce back ; Get the GPIB status ; Is anything there? ; No, return ; Point to data port ; Get \$ ignore what's there ; Point to status port again ; Go for next byte</pre>
	IN	A, (C)	; Get & ignore what's there
	DEC	C	; Point to status port again ; Go for next byte
	JR	DUCKET	, do tot next byte

SUBTTL *** General Purpose Routines *** Convert ASCII HEX character in A to binary SUB '0' ; Drop ASCII bias CP 9+1 ; Greater than 9? (A-F) RET C ; No, return SUB 7 ; Adjust for A-F RET ; Return HBCNV . Verify if character in A is valid ASCII HEX Cy reset indicates OK, else error CALL NUMER ; Is numeric? RET NC ; Yes, OK, ret CP 'A' ; Is <'Ar' HEX: Yes, OK, return Is <"A"? Yes, return Is >"F"? RET C 'F'+1 CP CCF ; Adjust flag ; Return w/ answer RET ; Convert byte in A to ASCII HEX string at DE HEXASC: PUSH AF ; Save byte for right nybble RRCA ; Move left RRCA ; nybble RRCA ; into RRCA ; place CALL HEXAS1 ; Print left nybble POP AF ; Get byte back HEXAS1: AND 111B ; ISolate right nybble ADD '0' ; Convert to ASCII CP '9'+1 ; Is it ASCII numeric? JR C,HEXAS2 ; Yes, save it C, HEXAS2 ; Yes, save it ADD ; Adjust for A-F ; Save the character ; Bump the pointer ; Return HEXAS2: LD INC (DE),A DE RET Convert ASCII HEX string at DE to binary number in HL LD A, (DE) CALL HEX RET C HEXIN: ; Get a character ; Valid ASCII HEX? ; No, return w/ default ; Start with all Os LD HL,0 ; Start with all 0s ; Get a character ; Valid ASCII HEX? ; No, finished ; Bump character pointer ; Convert character to binary ; Multiply HL ; times 16 to ; make room for ; the new nybble ; Add the nybble in ; Resave the lower byte ; Go for next digit HEXIN1: LD CALL RET A, (DE) HEX CDE INC HBCNV ADD HL,HL HL,HL ADD HL,HL HL,HL ADD ADD LD JR L. L,A HEXIN1 Verify if character in A is valid ASCII numeric Cy reset indicates OK, else error CP '0' ; Is <"0"? PFT C '2' Yee return ; NUMER: c '9'+1 RET CP Yes, return Is >"9"? CCF ; Adjust flag ; Return w/ answer SUBTTL *** Constants & Text *** Command string to the GPIB monitor DB 'R S80',CR ; "RxxxxS80<CR>" EQU \$-KCMDS ; Length of string KCMDS: ; Error messages NQSERM: DB 'No GPIB in System\R\N\$' NQSERM: DB ITOERM: DB ILAERM: DB ILWERM: DB FTLERM: DB FTLERM: DB FNFERM: DB 'No GPIB in System RANS'
'GPIB Not Responding - Timeout\R\N\$'
'Illegal Load Address\R\NS'
'Wild File Specification Illegal\R\N\$'
'File Too Large\R\NS'
'File is Empty\R\NS'
'File Not Found - Check For Extension ".' KEXT: DB 'GPB"\R\N\$' ; Secondary file extension SUBTTL *** Variables & Equates *** ; Misc. Small Variables CURDSK: DS 1 ; Command disk # ; Current load address 1
2 LDADDR: DS Command String Storage - "RxxxxS80<CR>" DS 1 ; "R" DS 8 ; "xxxx CMDS : ; "R" ; "xxxxS80<CR>" CMDS1: CDOS Location Equates EQU 0000H EQU 0005H EQU 005CH ABORT ; Program abort location ; CDOS CALL entry point ; Transient FCB #1 ; Transient FCB #2 ; Transient disk buffer ENTRY TFCB TFCB2 EQU EQU TFCB+10H 0080H TBUF

	CDOC CHIL Codes	
CENSTR	CDOS CALL Codes EOU 009	; print a STRing
CFNSDX	EQU 014	; Set DiSK
CFNLKU	EQU 015	; LooKUp a file
CFNRD	EQU 020	; ReaD a record
CFNGDX	EOU 025	; Get DISK
	I/O Equates	
HQBIT	EQU ⁵	; GPIB is connected to Quadart
RDA	EQU 6	: GPIB Rx Ready
		; GPIB Tx Ready
TBE	EQU 7	; GPIB IX Ready
	ASCII Equates	
CR		· Consiste Detune
CR	EQU 013	; Carriage Return
	Things with nowhere else to li	ive
DEFLDA	EQU 4000H	; Default load address
DEFLDA	EQ0 4000H	; Default load address
	END START	; That's all, folks!

92

\$

TITLE SUBTTL NAME GPIB Processor Communicator *** Setting Things Up *** GPIBC 10-Nov-80 12:00 ; ; Version # ; Release # VERNIIM EOU 01 RLSNUM EQU 08 ORG 100H ; Start at standard TPA ; Skip the following JP START 0808 ; GPIB base address DB IPORT: IPORTI: DB DEFTRM: DB 082H ; Default terminator ; CROMIX version ID code ; Actual version number DB DW DW 'D'-40H OEDEDH RLSNUM, VERNUM ; Main signon message SIGNON: DB 'GPIB/HOST Communicator version ' DB VERNUM/10+'0',VERNUM%10+'0','.' DB RLSNUM/10+'0',RLSNUM%10+'0' ; Text to go to next line CRLFM: DB '\R\N\$' ; " <CR><LF>\$" Set up stack & print signon message LD SP,(CDOS+1) ; Load SP as top of user area LD DE,SIGNON ; Point to the signon message CALL PRINT ; Print the signon message FORM START. Determine terminator character : ; Get the default terminator ; Save it in D for later ; Get that character of default FCB ; Is it a space? ; If so, use default terminator ; Is specified terminator < "A"? ; Error if so, print message & abort ; Is specified terminator > """? ; Error if so, print message & abort ; Is the terminator < "P"? ; Yes, assume OR ; Is terminator now < "T"? ; Yes, that's an illegal range ; Zap ASCII bias to get Control CHR ; Save the terminator in D ; Get the GPIB address ; Save it in C for general use A, (DEFTRM) D, A A, (TFCB+1) LD LD LD CP 2,DEFX2 JR CP C,BADTRM JR CP JR CP NC, BADTRM C, DEFX1 JR CP C,BADTRM 40H TR DEFX1: SUB 40H D,A A,(IPORT) C,A A,(IPORT1) E,A A,D '-'-40H LD LD LD LD DEFX2: ; Get a copy of the terminator in A ; Was the terminator """? ; Save the terminator around INIT ; Initialize communications if not ; Get the terminator back LD CP PIISH DF CALL NZ, INIT DE SUBTTL *** Do The Actual Communications Transfers *** This loop processes characters from the HOST to the GPIB ; Save GPIB address ; CDOS: Check for character ready ; Petch ; Is there anything? ; CDOS: Get a character (no echo) ; Yes, get host character ; Get back GPIB address ; (NUL>? ; Yes, nothing there ; Abort in the middle? ; Yes, stop the job ECHO1: PUSH LD BC BC C,CFNTTS CDOS CALL A C,CFNTTI T.D CALL POP OR NZ, CDOS BC A Z,ECHO2 D JR CP Z,EXITCR JR CP NZ, EC1 JR LD LD LD PUSH CALL B,E E,C C,B DE INIT POF DE A,0DH EC2 'X'-40H LD JR CP JR LD LD EC1: NZ, EC2 B, E E, C C, B A, ODH B, A A, (C) TBE LD LD LD IN ; Save the character ; Get the GPIB status ; Ready to receive? ; No, this character is lost ; Point to the GPIB data port ; Send the data to the GPIB ; Point to status port again EC2: AND Z,ECHO2 C JR INC (C),B OUT

This loop processes characters from the GPIB to the HOST ; ; Get GPIB status ; Anything there? ; No, check host ; No, point to the GPIB data port ECHO2: TN A, (C) AND JR INC RDA Z,ECHO1 DE PUSH ; Get the GPIB data E, (C) ; Point to status port again ; Save GPIB address ; CDOS: Output a character ; Send it to the host DEC BC C,CFNOCH CDOS BC DE LD CALL POP POP JR ; Get back GPIB address ECH01 ; Now go check host This part ignores file commands from the GPIB (so GPIB will "Timeout" instead of hang) ; HL,15000 HL A,H ECHO3: ECHO3A: ; Delay long LD DEC ; enough so ; the GPIB LD OR ; gets the ; message L NZ, ECHO3A ; message ; then proceed as normal JR JR ECHO1 SUBTTL *** Termination & Print Routines *** Bad terminator error Print error message then stop ;; DE, ILTERM ; Point to error message BADTRM: LD ; Drop through to print it ; Exit routines EXITP: CALL PRINT ; Print whatever string EXITCR: LD DE, CRLFM ; Point to new-line text CALL PRINT ABORT ; Print it ; Abort the job JP Print string pointed to by DE ; C,CFNOST CDOS ; CDOS: Print a string ; Print the string & return PRINT: LD SUBTTL *** Getting Aquainted With The GPIB *** Initialize communications with the GPIB This has the same effect as typing <CR> and waiting for a response *** ; Get GPIB status ; Make sure at least 1 bit is 0 ; Is an GPIB there? ; Load message in case not INIT: IN IN A,(C) A,(C) CP DE, NISERM Z, EXITP A,080H (C), A JR LD ; No, print message & stop a interest initiation OUT (C),A A NZ,INITO (C),A B,24 BC INTTO : DEC JR OUT ; Initialize attention retry count ; Save retry count Timeout of 256 status retries ; Read the status port ; Is it ready for a character ? ; Yes, send it and return ; No, check timeout count ; Print error message and abort ; Restore retry count ; Load a <CR> ; Point to data port ; Send the <CR> ; Point to data port ; Send the <CR> ; Point back to status port ; Doint back to status port ; Do allow the GPIB ; To respond ; Get the GPIB status ; Check if a character is ready ; No, try again LD INIT1: PUSH B,0 IN A, (C) TBE NZ, INIT3 INIT2: JR DJNZ INIT2 INITE JR INIT3: POP BC A, CR LD INC (C),A C OUT XOR A INC JR IN AND INIT4: NZ, INIT4 A, (C) RDA Z, INITC JR No, try again Point to data port INC point to data port ; Get character ; Point back to status port ; Mask off parity bit ; Is it a <CR>? ; Yes, we got it, return ; Drop retry count and try again ; Error, GPIB not responding IN A, (C) DEC C___7 CR CP RET 7. DJNZ LD JR INITC: INITE: INTT1 DE, ITOERM EXITP SUBTTL *** Error Messages *** 'Illegal Terminator - Must be "A" through "^"\R\N' '("P" through "S" not allowed)\$' 'No GPIB In System\$' 'GPIB Not Responding - Timeout\$' ILTERM: DB NISERM: DB ITOERM: DB

	SUBTTL	*** Misc	EQUates	***	
ABORT CDOS TFCB	EQU EQU EQU	0000H 0005H 005CH			; Abort back to CDOS ; CDOS CALL entry point ; Transient FCB
CFNOCH CFNOST CFNTTS CFNTTI	EQU EQU EQU EQU	002 009 011 128			; Output a CHaracter ; Output a STring ; TTy Scan for character ; TTy Input a character
RDA TBE	EQU EQU	~6 ~7			; Receive Data Available ; Transmitter Buffer Empty
CR	EQU	013			; Carriage Return
	END	START			

..

۰. ۳

1. Sample GPIS INStructon Man

Cromemco GPIB Instruction Manual

Cromemco GPIB Instruction Manual E. Limited Warranty

Appendix E

LIMITED WARRANTY

Cromemco, Inc. ("Cromemco") warrants this product against defects in material and workmanship to the original purchaser for ninety (90) days from the date of purchase, subject to the following terms and conditions.

What Is Covered By This Warranty:

During the ninety (90) day warranty period Cromemco will, at its option, repair or replace this Cromemco product or repair or replace with new or used parts any parts or components, manufactured by Cromemco, which prove to be defective, provided the product is returned to an Authorized Cromemco Dealer as set forth below.

How To Obtain Warranty Service:

You should immediately notify IN WRITING your Authorized Cromemco Dealer or Cromemco of problems encountered during the warranty period. In order to obtain warranty service, first obtain a return authorization number by contacting the Authorized Cromemco Dealer from whom you purchased the product. Then attach to the product:

1. Your name, address and telephone number,

- 2. the return authorization number,
- 3. a description of the problem, and
- 4. proof of the date of retail purchase.

Ship or otherwise return the product, transportation and insurance costs prepaid, to the Authorized Cromemco Dealer. If you are unable to receive warranty repair from the Authorized Cromemco Dealer from whom you purchased the product, you should contact Cromemco Customer Support at: Cromemco. Inc., 280 Bernardo Ave., Mountain View, Ca. 94043.

What Is Not Covered By This Warranty:

Cromemco does not warrant any products, components or parts not manufactured by Cromemco.

This warranty does not apply if the product has been damaged by accident, abuse, misuse, modification or misapplication; by damage during shipment; or by improper service. This product is not warranted to operate satisfactorily with peripherals or products not manufactured by Cromemco. Transportation and insurance charges incurred in transporting the product to and from the Authorized Cromemco Dealer or Cromemco are not covered by this Warranty.

Exclusion of Liability, Damages, and Other Warranties:

THIS WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, WHETHER ORAL OR WRITTEN, EXPRESS OR IMPLIED. ANY IMPLIED WARRANTIES, INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED IN DURATION TO NINE-TY (90) DAYS FROM THE DATE OF PURCHASE OF THIS PRODUCT. IF THIS PRODUCT IS NOT IN GOOD WORKING ORDER AS WARRANTED ABOVE, YOUR SOLE REMEDY SHALL BE REPAIR OR REPLACEMENT AS PROVIDED ABOVE. CROMEMCO SHALL NOT BE LIABLE FOR INCIDEN-TAL AND/OR CONSEQUENTIAL DAMAGES FOR THE BREACH OF ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING DAMAGE TO PROPERTY AND, TO THE EXTENT PERMITTED BY LAW, DAMAGES FOR PERSONAL INJURY, EVEN IF CROMEMCO HAS BEEN ADVISED OF THE POSSIBIL-ITY OF SUCH DAMAGES. THE AGENTS, DEALERS, AND EMPLOYEES OF CROMEMCO ARE NOT AUTHORIZED TO MAKE MODIFICATIONS TO THIS WARRANTY, OR ADDITIONAL WARRANTIES BINDING ON CROMEMCO ABOUT OR FOR PRODUCTS SOLD OR LICENSED BY CROMEMCO. ACCORDINGLY, ADDITIONAL STATEMENTS WHETHER ORAL OR WRITTEN EXCEPT SIGNED WRITTEN STATEMENTS FROM AN OFFICER OF CROMEMCO DO NOT CONSTITUTE WARRANTIES AND SHOULD NOT BE RELIED UPON. SOFTWARE, TECHNICAL INFORMATION AND FIRM-WARE ARE LICENSED ONLY BY A SEPARATE AGREEMENT ON AN "AS IS" BASIS.

Limitation on Statute of Limitation and Transferability:

This warranty and the statute of limitations shall run concurrently with any acceptance period. This warranty is not transferable. No suit, litigation, or action shall be brought based on the alleged breach of this warranty or implied warranties more than one year after the date of purchase in those jurisdictions allowing such a limitation, otherwise no such action shall be brought more than one year after the expiration of this warranty.

Other Important Provisions:

Some states do not allow the exclusion or limitation of incidental or consequential damages or limitations on how long an implied warranty lasts, so the above limitation or exclusion may not apply to you. This warranty shall not be applicable to the extent that any provision of this warranty is prohibited by any federal, state or municipal law which cannot be preempted. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.

7:82

Cronenco GP13 Instruction Manus. 2. Limited Marranty

Cromemco GPIB Instruction Manual

Prevenues of the subsection of the entrants this function against the section of the subsection of

NUMBER OF STREET, THE VERTICE

Juing we made (90) are versionly asked Cromemobriell, if w optime (Figs) predicts, p.3. Clauderice program of repair or reprice with new of used public vity parts or constrainty musicated test of community which be an even of the product a tetrative (gramerice Community Device as yet form precise

Here To Dalam Working Service

- the second secon
 - the left of the second s
 - and a start of the manufacture of the
 - an another second and the forth of the

ското станов телита сложав, на единика и Словака совака, се слова се на се на клав Соргание. Слетк и какат цари на техник закат. И селатор на катасной Соргание Слетка и и имат уса рислами се на се со събрата на на Соргание. Сили и виси и Со по 1989 Установ Кие. (по наје тек, ба закаб).

When is Not Contract by Ends When any

Clorosomo de las rel estrentes altre actes actes entres este entres en este entres este este este este este est

Here we also uses that apply if the product out been carriaged by accelerate expectations or an appointment or dimage during sharment we by interacter carries. The privated wind warrants to beinede satisfied affinement pendifierment prediction and monotactured by chorameter. National sharpes to the well transitions charged mustres or tangets for product to any from the appointment pendifierment prediction or any content or the shore by.

ciclusten of Utblicky Damages and Other Marcathes

THE WARRANT OF ALL OF ALL OTHER WARRANTES, ALL OLIVERIAL OF MITTER, BALLOR MITTER, BALLOR AND UNDER AND UNTER MARKATES OF MARKATES

impossion on Statute of Child non-and Transferebilities

eation broader and the standard of solaring concurrences in a residue of assistance of a sector conclusion. No suc, No s

AND DESCRIPTION OF A DE

na read to no usey meanshort on spatnen of builded of bornequaded and catality and a second of two long of impled warranty lasts, an the over Sectors or exclusion may not obly to you. Dis somethy unlike a sponsable to the asterna that thy previous a prohibility by the follows, data or normodellow which catholice previngled. Dis warranty gives you previous to the asterna that the tank previous of the warranty a prohibility by by form while to the Cromemco GPIB Instruction Manual Index

@, monitor command, 67

apt, mask bit, 37 apt, status bit, 36 atn, bus line, 39 atn, status bit, 38 auxiliary command register, 41

bi, mask bit, 34 bi, status bit, 32 block diagram, 5 bo, mask bit, 34 bo, status bit, 33

clr int, control bit, 17 command pass through register, 50

dacr, aux command, 43 dai, aux command, 46 daisy chain, cromemco interrupt priority, 56 dal, control bit, 48 dat, control bit, 48 data in register, ieee 488, 52 data out register, ieee 488, 53 data valid, external output, 29 dav, bus line, 39 dcas, mask bit, 37 dcas, status bit, 36 device primary address, 48 dm, monitor command, 67

e, monitor command, 68 edpa, control bit, 48 end, mask bit, 34 end, status bit, 33 eoi, bus line, 39 err, mask bit, 37 err, status bit, 36 ext int, status bit, 23 external input port, 28 external output port, 29

feoi, aux command, 44 fget, aux command, 44

g, monitor command, 69

Cromemco GPIB Instruction Manual Index

gate data, external input, 28 gbase address switch, 13 get, mask bit, 37 get, mask bit, 37 get, status bit, 35 gpib address register, 48 gpib address state port, 38 gpib bus status port, 39 qpib control port, 24 gpib int, status bit, 23 gpib interrupt mask 0 port, 34 gpib interrupt mask 1 port, 37 gpib interrupt status 0 port, 32 gpib interrupt status 1 port, 35 gpib mask, control bit, 25 gpib status port, 22 qpibb input data port, 26 gpibb input/output, 21 gpibb memory, 10 qpibb output data port, 27 gpibb, term definition, 4 gts, aux command, 45

handshake, ieee 488, 40 hdfa, aux command, 43 hdfe, aux command, 43 host control port, 16 host i/o, 12 host input data port, 18 host int, status bit, 23 host mask, control bit, 25 host output data port, 19 host status port, 14

ieee 488 bus address port, 30 ieee 488 bus address switch, 31 ieee std 488-1978, 7 ifc, bus line, 39 ifc, mask bit, 37 ifc, status bit, 36 initialization, gpibb, 9 input mask, control bit, 25 int gpibb, control bit, 16 int host, control bit, 24 int mask, control bit, 17 int pend, status bit, 15 int40, status bit, 32 int41, status bit, 32 interrupt mode, gpibb z-80A, 58 interrupt priority daisy chain, 56 interrupt, from external input port, 59 interrupt, from host, 59

Cromemco GPIB Instruction Manual IsoasM not supported 8190 obmemor2 Index

tms 9914 registers, 31 ton, aux command, 44

interrupt, from tms 9914, 59 34 . brammon was . opt interrupt, to host, 55 interrupt, vector to host, 56 interrupts, gpibb, 55

lacs, status bit, 38 lads, status bit, 38 llo, status bit, 38 lon, aux command, 44 lpas, status bit, 38

m, monitor command, 69 ma, mask bit, 37 ma, status bit, 36 mac, mask bit, 34 mac, status bit, 33 monitor commands, 67

nbaf, aux command, 44 ndac, bus line, 39 nmint host, control bit, 24 nrfd, bus line, 39

o, monitor command, 70

parallel poll register, 51 power on clear, 9 pts, aux command, 46

q, monitor command, 70

r, monitor command, 70 ram memory, 10 rda, status bit, 14, 22 read strobe, external input, 28 rem, status bit, 38 ren, bus line, 39 reset state, 9 reset, control bit, 16 rhdf, aux command, 43 rlc, aux command, 46 rlc, mask bit, 34 rlc, status bit, 33 rom memory, 10 rom0, rom1, 10 rpp, aux command, 45

Cromemco GPIB Instruction Manual

rqc, aux command, 46 rsv, command bit, 49 rtl, aux command, 44

serial poll register, 49
shdw, aux command, 47
sic, aux command, 46
sm, monitor command, 71
sml, S-100 bus signal, 24
spas, mask bit, 34
spas, status bit, 33
sre, aux command, 46
srq, bus line, 39
srq, mask bit, 37
srq, status bit, 36
stdl, aux command, 47
switch swl, 31
switch sw2, 13
swrst, aux command, 42

mac, status bit, 33

power on clear,


tacs, status bit, 38
tads, status bit, 38
tbe, status bit, 14, 22
tca, aux command, 45
tcs, aux command, 45
technical specifications, 1
tms 9914 registers, 31
ton, aux command, 44
tpas, status bit, 38

ucg, mask bit, 37 ucg, status bit, 36 ulpa, status bit, 38


v, monitor command, 72


w, monitor command, 72 wait line, 28, 29


z, monitor command, 73



C







Crome	mco	TOLE	ANCES ANE	ANGLES	N28	GPIB	1	0053	2
*:NIE# /		ACKER DUVALL		7/8/81	General Purpose Interface Board				Tac
/	DEAH	INER							
MATERIAL			OVALS	DATE	TITLE	SCHEMA			